

CH32V203 Datasheet

V2.6

Overview

CH32V series are industrial-grade general-purpose microcontrollers designed based on QingKe 32-bit RISC-V. The whole series of products into the hardware stack area, fast interrupt entry and other designs, compared to the standard greatly improved the interrupt response speed. CH32V203 is based on 32-bit RISC-V core design of industrial-grade enhanced low-power general-purpose microcontrollers, high-performance, in the product features support 144MHz main frequency zero-wait operation, equipped with V4B core, work and sleep power consumption significantly reduced year-on-year. CH32V203 series integrated dual USB interface, support USB Host and USB Device function, with 1 CAN interface (2.0B active), dual OPA, 4 groups of USART, dual I2C, 12-bit ADC, 10-way Touchkey and other rich peripheral resources.

Features

- Core:
- QingKe 32-bit RISC-V core with multiple instruction set combinations
- Fast programmable interrupt controller + hardware interrupt stack
- Branch prediction, conflict handling mechanism
- Single cycle multiplication, hardware division, hardware FPU
- System main frequency 144MHz
- Memory:
- Available with up to 64KB volatile data storage area SRAM
- Available with 224KB program memory CodeFlash (zero-wait application area + non-zerowait data area)
- 28KB BootLoader
- 128B non-volatile system configuration memory
- 128B user-defined memory

• Power management and low-power

consumption:

- System power supply V_{DD} : 3.3V
- Independent power supply for GPIO unit $V_{\rm I/O}{:}$3.3V$
- Low-power mode: Sleep, Stop, Standby
- V_{BAT} independently powers RTC and backup register
- Clock & Reset
- Built-in factory-trimmed 8MHz RC oscillator
- Built-in 40 KHz RC oscillator

- Built-in PLL, optional CPU clock up to 144MHz
- High-speed external 3~25MHz oscillator
- Low-speed external 32.768 KHz oscillator
- Power on/down reset, programmable voltage detector
- Real-time clock (RTC): 32-bit independent RTC timer
- 1 groups of 8-channel general-purpose DMA controllers
- 8 channels, support ring buffer
- Support TIMx/ADC /USART/I2C/SPI
- 2 groups of OPAs and comparators: connected with ADC and TIMx
- 2 groups of 12-bit ADC
- Analog input range: $V_{SSA} \sim V_{DDA}$
- 16 external signals + 2 internal signals
- On-chip temperature sensor
- Dual ADC conversion mode
- 16-channels Touch-Key detection

• Multiple timers

- 1 16-bit advanced-control timers, with dead zone control and emergency brake; can offer PWM complementary output for motor control
- 3 16-bit general-purpose timers, provide input capture/output comparison/PWM/pulse counting/incremental encoder input
- 1 32-bit general-purpose timer (for CH32V203RBx)

- 2 watchdog timers (independent watchdog and window watchdog)
- SysTick: 64-bit counter
- Communication interfaces:
- 4 USART interfaces
- 2 I²C interfaces (support SMBus/PMBus)
- 2 SPI interfaces
- USB2.0 full-speed device interface (full-speed and low-speed)
- USB2.0 full-speed host/device interface

- 1 CAN interfaces (2.0B active)
- Fast GPIO port
- 37 I/O ports, with 16 external interrupts
- Security features: CRC unit, 96-bit unique ID
- Debug mode: 2-wire serial debug interface (SDI)
- Package: LQFP, QFN, TSSOP or QSOP

Chapter 1 Series product description

CH32V series are industrial-grade general-purpose enhanced MCUs based on 32-bit RISC-V instruction set and architecture. Its products are divided by function resources into categories such as general-purpose, connectivity, and wireless communication. They extend each other in terms of package types, peripheral resources and quantities, pin numbers, and device characteristics, but they are compatible with each other in software, functions, and hardware pin configurations. The product iterations and rapid applications provide freedom and convenience for users in product development.

For the features of this series of products, please refer to the datasheet.

For the peripheral function description, usage and register configuration, please refer to "CH32FV2_V3RM".

The datasheets and reference manuals can be downloaded on the official website of WCH:http://www.wch.cn/

Information about the RISC-V instruction set architecture can be downloaded from: https://riscv.org/

This manual is for CH32V203 series datasheet. Please refer to "CH32V307DS0" for V303_305_307 series and "CH32V208DS0" for V208 series.

Small-and me	dium capacity	High-capacity	general-purpose	Connectivity	Interconnectivity	Wireless device
	1 0	e 1 ,	0 1 1		•	
	e device (V203)	devic	e (V303)	device (V305)	device (V307)	(V208)
	le V4B		, c	Ke V4F		QingKe V4C
32K Flash	64K Flash	128K Flash	256K Flash	128K Flash	256K Flash	128K Flash
10K SRAM	20K SRAM	32K SRAM	64K SRAM	32K SRAM	64K SRAM	64K SRAM
2*ADC(TKey) ADTM 2*GPTM 2*USART SPI I2C USBD USBHD CAN RTC 2*WDG 2*OPA	2*ADC(TKey) ADTM 3*GPTM 4*USART 2*SPI 2*I2C USBD USBHD CAN RTC 2*WDG 2*OPA	2*ADC(TKey) 2*DAC ADTM 3*GPTM 3*USART 2*SPI 2*I2C USBHD CAN RTC 2*WDG 4*OPA	2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 8*USART/UART 3*SPI(2*I2S) 2*I2C USBHD CAN RTC 2*WDG 4*OPA RNG SDIO FSMC	2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 5*USART/UART 3*SPI(2*I2S) 2*I2C USB-OTG USBHS(+PHY) 2*CAN RTC 2*WDG 4*OPA RNG SDIO	2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 8*USART/UART 3*SPI(2*I2S) 2*I2C USB-OTG USB-OTG USBHS(+PHY) 2*CAN RTC 2*WDG 4*OPA RNG SDIO FSMC DVP ETH-1000MAC 10M-PHY	ADC(TKey) ADTM 3*GPTM GPTM (32) 4*USART/UART 2*SPI 2*I2C USBD USBHD CAN RTC 2*WDG 2*OPA ETH- 10M(+PHY) BLE5.3

Table 1-1 Series overview

Note: The number of peripherals or functions of some products in the same category may be limited by the package, please confirm the product package when selecting.

Abbreviations: ADTM: Advanced-control Timer GPTM: General-purpose Timer GPTM(32): 32-bit General-purpose Timer BCTM: Basic Timer TKey: Touch key OPA: Operational Amplifier/Comparator

RNG: Random Number Generator USBD: Universal Serial Bus Full-speed Device USBFS: Universal Serial Bus Full-speed Host/Device USBHS: Universal Serial Bus High-speed Host/Device

Feature Core	Instruction Set	Hardware Stack Level	Interrupt Nesting Level	Number of Fast Interrupt Channels	Integer Division Period	Vector table mode	Extended instruction	Memory protection
V4B	IMAC	2	2	4	9	Address or instruction	Support	No
V4C	IMAC	2	2	4	5	Address or instruction	Support	Standard
V4F	IMAFC	3	8	4	5	Address or instruction	Support	Standard

Table 1-2 Overview of Cores

Note: For information about the core, please refer to the QingKeV4 microprocessor manual "QingKeV4_Processor_Manual".

Chapter 2 Specification

CH32V203 series are 32-bit RISC core MCUs based on the RISC-V instruction set architecture (ISA), with 144MHz operating frequency, and built-in high-speed memory. It has multiple buses working synchronously, and provides a wealth of peripheral functions and enhanced I/O ports. This series of products has built-in 2 12-bit ADC modules, multiple timers, multi-channel capacitance touch key detection (TKey) and other functions. It also contains standard and dedicated communication interfaces: I²C, SPI, USART, CAN controller, USB2.0 full-speed host/device controller, USB2.0 full-speed device controller, etc.

The rated working voltage of the product is 3.3V, and the working temperature range is $-40^{\circ}C \sim 85^{\circ}C$ in industrial grade. It supports several power-saving operating modes to meet the product's low-power application requirements. Various models in the series are different in terms of resource allocation, number of peripherals, peripheral functions, etc., and can be selected as needed.

2.1 Model comparison

Table 2-1 CH32V low-and-medium-density general-purpose products resource allocation

		Part No.				-	CH32	2V203				
Differe	ences		F6]	F8	G6	G8	K6	K8	C6	C8	RB
	Pin count		20	-	20	28	28	32	32	48	48	64
	Flash (bytes)	(1)	32K	6	4K	32K	64K	32K	64K	32K	64K	128K ⁽²⁾
	SRAM (byte	es)	10K 20K		10K	20K	10K	20K	10K	20K	64K	
	GPIO port co	ount	16		17	24	24	26	26	37	37	51
	Advanced- (16-b		1(3)	1	(3)	1(3)	1(3)	1	1	1	1	1
	General-p (16-b	-	3(3)	3	(3)	3(3)	3(3)	3	3	3	3	3
Timer	General-p (32-b	-		- 1								
	Watch	dog				2	(WWDC	G + IWI	DG)			
	SysTi	ck					aunn	ortod				
	(64-b	it)	supported									
	RTC		supported									
ADC	//TKey (chanr count)	nel@unit	9@2 9@2			10@2	10@2	10@2	10@2	10@2	10@2	16@1
	OPA		1		2	2	2	2	2	2	2	2
e	USART/U	JART	1		2	2	2	2	2	2	4	4
erfac	SPI		1		1	1	1	1	1	1	2	2
inte	I2C	1 /	0		1	1	1	1	1	1	2	2
ation	CAN	1		-	1	1	1	1	1	1	1	
Communication interface	USB	1	-	1	1	1	1	1	1	1	1	
Jomr	(FS)	-	1	-	-	1	-	-	1	1	1	
	Ethern		- 10M								10M	
	CPU clock sp	beed					Max: 1	44MHz	Z			

	Part No.					CH32	V203				
Differences		F6	I	F8	G6	G8	K6	K8	C6	C8	RB
Rated voltage		3.3V									
Operating tempera	iture				Industr	ial-grade	e: -40°C	C∼85°C	1		
Package		TSSOP20, QFN20	TSSOP 20	QFN20	QFN28	QSOP28	LQ	FP32	LQFP48	LQFP QFN48	LQFP64M

Note: 1. Flash bytes represent zero-wait run area R_{0WAIT}. For the V203 series, non-zero-wait area is (224K-R_{0WAIT}). 2. 128K FLASH+64K SRAM products support user-selected word configuration as one of several combinations (128K FLASH+64K SRAM), (144K FLASH+48K SRAM), (160K FLASH+32K SRAM).

3. Timer PWM, capture and other functions involving pin signals need to be combined with the actual chip package pins, some package chips do not lead to such functions cannot be used.

2.2 System architecture

The microcontroller is based on the RISC-V instruction set architecture (ISA) in which the core, arbitration unit, DMA module, SRAM storage and other parts are interacted through multiple sets of buses. A general-purpose DMA controller is integrated in the chip to reduce the burden on the CPU and improve access efficiency. The application of a multi-level clock management mechanism reduces the operating power consumption of peripherals. At the same time, it has a data protection mechanism and measures such as automatic clock switching protection to increase system stability. The following figure is a block diagram of the overall internal structure of the series of products.





2.3 Memory map

			0	ineniory address	1		
						/ 0x5005 0400	Reserved
						0x5005 0000	Reserved
						0x5004 0000	USBFS
						0x5000 0000	Reserved
						0x4002 A000	Ethernet (CH203RBx)
						0x4002 8000 0x4002 6000 0x4002 4000	Reserved
						0x4002 4000 0x4002 3C00	
						0x4002 3C00 0x4002 3800	EXTEND
						0x4002 3800 0x4002 3400	Reserved
						0x4002 3400 0x4002 3000	CRC
						0x4002 2400	Reserved
						0x4002 2000	Flash Interface
						0x4002 1400	Reserved
						0x4002 1000	RCC
						0x4002 0800	Reserved
						0x4002 0400	
						0x4002 0000	DMA
						0x4002 0000	
						0x4001 8000	Reserved
						0x4001 5400	
						0x4001 5400	
						0x4001 3000 0x4001 4C00	Reserved
						0x4001 4C00 0x4001 3C00	
						0x4001 3000 0x4001 3800	USART1
						0x4001 3400	Reserved
						0x4001 3000	SPI1
						0x4001 2C00	TIM1
						0x4001 2800	ADC2/TouchKey
						0x4001 2400	ADC1/TouchKey
						0x4001 1C00	Reserved
						0x4001 1800	Port D
						0x4001 1400	Port C
						0x4001 1000	Port B
					n /	0x4001 0C00	Port A
			0xFFFF FFFFF	Reserved		0x4001 0800	EXTI
				Reserved		0x4001 0400	AFIO
			0xE010 0000	Core Private	1 /	0x4001 0000	D
			0xE000 0000	Peripherals	4 /	0x4000 7800	Reserved
						0x4000 7400	PWR
				Reserved		0x4000 7000	ВКР
						0x4000 6C00 0x4000 6800	Reserved
			0xC000 0000		-		bxCAN1
						0x4000 6400	share 512B SRAM
0x1FFF FFFF	Reserved			Reserved		0x4000 6000 0x4000 5C00	USBD
0x1FFF F880		\					I2C2
0x1FFF F800	Option Bytes	\	0xA000 0000		-	0x4000 5800 0x4000 5400	I2C1
	Vendor Bytes					0x4000 5400 0x4000 5000	Reserved
0x1FFF F700	Reserved			Reserved		0x4000 3000 0x4000 4C00	UART4
0x1FFF F000						0x4000 4800	USART3
	System FLASH		0x7000 0000		1 /	0x4000 4800	USART2
	(BOOT_28KB)			Deserved		0x4000 4000	Reserved
0x1FFF 8000				Reserved		0x4000 3C00	SPI2
0000			0			0x4000 3800	
			0x6000 0000			0x4000 3400	Reserved IWDG
	Reserved			Reserved		0x4000 3000	WWDG
			ŀ		\checkmark	0x4000 2C00	RTC
			0x4000 0000	Peripherals		0x4000 2800	
	Code FLASH			Reserved			
	224KB max Includes 0 wait and non-0		0x2001 0000		4 \		Reserved
0x0800 0000	waiting areas		∕ 0x2000 0000	SRAM (64KBmax)	+		
	Aliased to Flash or system memory			FLASH		0x4000 1000	TIM5 (CH203RBx)
	depending on			FLAST		0x4000 0C00	TIM4
0x0000 0000	BOOT pins]	0x0000 0000 [] /	0x4000 0800	TIM3
				AG linear addres	5 5 D 2 C 8	0x4000 0400	TIM2
				4G linear addres	s share	🔨 0x4000 0000	J

Figure 2-2 Memory address map

2.4 Clock tree

Four groups of clock sources are introduced into the system: internal high-frequency RC oscillator (HSI), internal low-frequency RC oscillator (LSI), external high-frequency oscillator (HSE), and external low-frequency oscillator (LSE). Among them, the low-frequency clock source provides the clock reference for RTC and independent watchdog. The high-frequency clock source is directly or indirectly multiplied by the PLL and output as the system clock (SYSCLK). The system clock is then provided by each prescaler to provide the AHB domain, APB1 domain, APB2 domain peripheral control clock and sampling or output clock. Some modules need to be directly provided by the PLL clock.





Note: 1. When using the USB function, the CPU frequency must be 48MHz or 96MHz or 144MHz. when the system wakes up from downtime or standby, the system will automatically switch to HSI as the main frequency.





Note: 1. For CH32V203RB, the external crystal or clock (HSE) is 32M. When the external crystal is enabled, no load capacitor is required as it is built in.

2.5 Functional description

2.5.1 RISC-V4B processor

RISC-V4B supports the IMAC subset of the RISC-V instruction set. The processor is managed internally in a modular fashion and contains units such as fast programmable interrupt controller (PFIC), memory protection, branch prediction mode, and extended instruction support. Externally multiple buses are connected to external unit modules to enable interaction between external function modules and the core.

The processor can be flexibly applied in different scenarios, such as small-area low-power embedded scenarios, high-performance application operating system scenarios, etc., due to its minimal instruction set, multiple working modes, and modular customization extensions.

- Support machine and user privilege mode
- Fast Programmable Interrupt Controller (FPIC)
- Multi-level hardware interrupt stack
- Serial 2-wire debug interface
- Standard memory protection design
- Static or dynamic branch prediction, efficient jump, conflict detection
- Custom extended instructions

2.5.2 On-chip memory and boot mode

Up to 128K bytes of built-in SRAM area, used to store data, data will be lost after power failure. The specific capacity depends on the corresponding chip model.

Up to 480K bytes of built-in program Flash memory (Code FLASH), used for user application and constant data storage, including zero-wait program run area and non-zero-wait area. The specific size depends on the corresponding chip model.

Built-in 28K byte system memory (System FLASH), used for system boot program storage (manufacturer curing boot loader).

128 bytes are used for system non-volatile configuration word storage, and 128 bytes are used for user selection word storage.

At startup, one of 3 boot modes can be selected through the boot pins (BOOT0 and BOOT1):

- Boot from program flash
- Boot from system memory
- Boot from internal SRAM

The bootloader is stored in the system memory, and the contents of the program Flash memory storage can be reprogrammed through the USART1 and USB interface.

2.5.3 Power supply scheme

- $V_{DD} = 2.4 \sim 3.6 \text{V}$: Power supply for some I/O pins and internal voltage regulator.
- $V_{I/O} = 2.4 \sim 3.6$ V: It supplies power to most of the I/O pins and the Ethernet module, which determines the pin output high voltage amplitude. Normal work during operation, the V_{IO} voltage cannot be higher than the V_{DD} voltage.
- $V_{DDA} = 2.4 \sim 3.6V$: It supplies power to the analog part of the high-frequency RC oscillator, ADC, temperature sensor, DAC and PLL. The V_{DDA} voltage must be the same as the $V_{I/O}$ voltage (If V_{DD} is powered down and $V_{I/O}$ is live, Then V_{DDA} must be live and consistent with $V_{I/O}$). When using ADC, V_{DDA}

must not be less than 2.4V.

• $V_{BAT} = 1.8 \sim 3.6V$: When V_{DD} is turned off, (through the internal power switch) independently powers the RTC, external low-frequency oscillator and backup registers. (Pay attention to V_{BAT} power supply)

2.5.4 Power supply monitor

This product integrates a power-on reset (POR)/power-down reset (PDR) circuit, which is always in working condition to ensure that the system is in supply. It works when the power exceeds 2.4V; when V_{DD} is lower than the set threshold ($V_{POR/PDR}$), the device is placed in the reset state without using an external reset circuit.

In addition, the system is equipped with a programmable voltage monitor (PVD), which needs to be turned on by software to compare the voltage of V_{DD} power supply with the set threshold V_{PVD} .

Turn on the corresponding edge interrupt of PVD, and you can receive interrupt notification when V_{DD} drops to the PVD threshold or rises to the PVD threshold. Refer to Chapter 4 for the values of $V_{POR/PDR}$ and V_{PVD} .

2.5.5 Voltage regulator

After reset, the regulator is automatically turned on, and there are 3 operation modes according to the application mode.

- ON mode: normal operation, providing stable core power.
- Low-power mode: When the CPU enters Stop mode, the regulator can be selected to run with low- power consumption.
- OFF mode: When the CPU enters Standby mode, it automatically switches the regulator to this mode, the voltage regulator output is in high impedance, and the core power.

The voltage regulator is always ON after reset. It is OFF in Standby mode, and the regulator output is in high impedance.

2.5.6 Low-power mode

The system supports 3 low-power modes, which can be selected for low-power consumption, short start-up time and multiple wake-up events to achieve the best balance.

• Sleep mode

In Sleep mode, only the CPU clock is stopped, but all peripheral clocks are powered normally and the peripherals are in a working state. This mode is the shallowest low-power mode, but it is the fastest mode to wake-up the system.

Exit condition: any interrupt or wake-up event.

• Stop mode

In this mode, the FLASH enters low-power mode, and the PLL, HSI RC oscillator and HSE crystal oscillator are turned off. In the case of keeping the contents of SRAM and registers not lost, the Stop mode can achieve the lowest power consumption.

Exit conditions: any external interrupt/event (EXTI signal), external reset signal on NRST, IWDG reset, among which EXTI signal includes one of 16 external I/O ports, PVD output, RTC alarm clock, Ethernet wake-up signal or USB wake-up signal.

• Standby mode

In this mode, the main LDO of the system is turned off, the low-power LDO supplies power to the wake-up

circuit, all other digital circuits are powered off, and the FLASH is powered off. The system wakes up from Standby mode will generate a reset, and SBF (PWR_CSR) will be set at the same time. After waking up, check the SBF status to know the low-power mode before waking up. SBF is cleared by the CSBF (PWR_CR) bit. In the Standby mode, the contents of 32KB of SRAM can be kept (depending on the planning and configuration before going to bed), and the contents of the backup registers are kept.

Exit conditions: any external interrupt/event (EXTI signal), external reset signal on NRST, IWDG reset, a rising edge on the WKUP pin, where EXTI signal includes one of 16 external I/O ports, RTC alarm clock, Ethernet Wake-up signal, USB.

2.5.7 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit uses a fixed polynomial generator to generate a CRC code from a 32-bit data word. In many applications, CRC-based technology is used to verify the consistency of data transmission or storage. Within the scope of the EN/IEC 60335-1 standard, a means of detecting flash errors is provided. The CRC calculation unit can be used to calculate the signature of the software in real time and compare it with the signature generated when the software is linked and generated.

2.5.8 Fast programmable interrupt controller (FPIC)

The product has a built-in Fast Programmable Interrupt Controller (FPIC), which supports up to 255 interrupt vectors, and provides flexible interrupt management functions with minimal interrupt latency. The current product manages 8 core private interrupts and 88 peripheral interrupt management, and other interrupt sources are reserved. FPIC registers can be accessed in user and machine privileged modes.

- 88+3 individual maskable interrupts
- A non-maskable interrupt NMI
- Support hardware interrupt stack (HPE) without instruction overhead
- 4-channel vector table free interrupts (VTF)
- Support vector table mode of address or instruction module
- Configurable interrupt nesting depth, up to 8 levels
- Support interrupt tail-chaining

2.5.9 External interrupt/event controller (EXTI)

The external interrupt/event controller contains a total of 19 edge detectors for generating interrupt/event requests. Each interrupt line can independently configure its trigger event (rising edge or falling edge or both edges), and can be individually masked; the suspend register maintains all interrupt request states. EXTI can detect that the pulse width is smaller than the clock period of the internal APB2. Up to 37 general-purpose I/O ports can be connected to 16 external interrupt lines.

2.5.10 General DMA controller

The system has built-in 2 groups of general-purpose DMA controllers, manages 18 channels in total, and flexibly handles high-speed data transmission from memory to memory, peripherals to memory, and memory to peripherals, and supports ring buffer mode. Each channel has a dedicated hardware DMA request logic to support one or more peripherals' access requests to the memory. The access priority, transfer length, source address and destination address of the transfer can be configured.

The main peripherals used by DMA include: general/advanced TIMx, ADC, USART, I²C and SPI.

Note: DMA and CPU access the system SRAM after arbitration by the arbiter.

2.5.11 Clock and Boot

The system clock source HSI is turned on by default. After the clock is not configured or reset, the internal 8MHz RC oscillator is used as the default CPU clock, and then an external $3\sim25$ MHz clock or PLL clock can be additionally selected. When the clock security mode is turned on, if the HSE is used as the system clock (directly or indirectly), the system clock will automatically switch to the internal RC oscillator when the external clock is detected to be invalid, and the HSE and PLL will be automatically turned off at the same time; in low-power consumption mode, the system will automatically switch to the internal RC oscillator after waking up. If the clock interrupt is enabled, the software can receive the corresponding interrupt.

Multiple prescalers are used to configure the frequency of AHB. The high-speed APB (APB2) and low-speed APB (APB1) regions provide peripheral clocks with a maximum frequency of 144MHz. Refer to the clock tree block diagram in Figure 2-3.

2.5.12 Real time clock (RTC) and backup registers

The RTC and the backup register are in the backup power supply area inside the system. When V_{DD} is valid, it is powered by V_{DD} , and when V_{DD} is invalid, the internal power is automatically switched to the V_{BAT} pin.

The RTC real-time clock is a set of 32-bit programmable counters, and the time base supports 20-bit prescaler for measurement in a longer period of time. The clock reference source is a high-speed external clock divided by 128 (HSE/128), external crystal low-frequency oscillator (LSE) or internal low-power RC oscillator (LSI). The LSE also has a backup power supply area, so when the LSE is selected as the RTC time base, the RTC setting and time can remain unchanged after the system resets or wakes up from Standby mode.

The backup register contains up to 42 16-bit registers, which can be used to store 84 bytes of user application data. This data can continue to be maintained after wake-up from Standby, or system Reset or power Reset. When the intrusion detection function is turned on, once the intrusion detection signal is valid, all contents in the backup register will be cleared.

2.5.13 Analog-to-digital converter (ADC) and touch key capacitance detection (TKey)

The product is embedded with 2 12-bit analog/digital converters (ADC), sharing up to 16 external channels and 2 internal channels for sampling. The programmable channel sampling time can realize single, continuous, scanning or discontinuous conversion. And supports dual ADC conversion mode. The analog watchdog function is provided to allow very precise monitoring of one or more selected channels for monitoring the signal voltage of the channel. It supports external event-triggered conversion, the trigger source includes the internal signal and external pin of the on-chip timer; it also supports the use of DMA operations.

ADC internal channel sampling includes 1 channel of built-in temperature sensor sampling and 1 channel of internal reference power sampling. The temperature sensor generates a voltage that varies linearly with temperature. The temperature sensor is internally connected to the IN16 input channel, which is used to convert the output of the sensor to a digital value.

The capacitance touch key detection unit provides up to 16 detection channels, multiplexing the external channels of the ADC module. The detection result is converted and output by the ADC module, and the state of the touch key is recognized by the user software.

2.5.14 Timer and watchdog

The timers in the system include advanced timers, general timers, basic timers, watchdog timers, and system time

base timers. The number of timers included in different products in the series is different, please refer to Table 2-2 for details.

Tim	ier	Resolution	Count Type	Time Base	DMA	Function
Advanced- control timer	TIM1	16 bits	Up Down Up/down	APB2 time domain 16-bit divider	Supported	PWM complementary output, single pulse output Input capture Output compare Timer count
General- purpose timer	TIM2 TIM3 TIM4 TIM5 ⁽¹⁾	16 bits 32 bits	Up Down Up/down	domain Supported		Input capture Output compare Timer count
Window v	vatchdog	7 bits	Down	APB1 time domain 4 types of frequency division	Not supported	Timing Reset the system (normal work)
Independent watchdog		12 bits	Down	APB1 time domain 7 types of frequency division	Not supported	Timing Reset the system (normal work + low-power work)
SysTick Timer		64 bits	Up/down	SYSCLK or SYSCLK/8	Not supported	Timing

Table 2-2 Timer comparison

Note 1: Applicable to CH32V203RBx.

• Advanced control timer

The advanced control timer is a 16-bit auto-loading up/down counter with a 16-bit programmable prescaler. In addition to the complete general-purpose timer function, it can be regarded as a three-phase PWM generator distributed to 6 channels, with a complementary PWM output function with dead zone insertion, allowing the timer to be updated after a specified number of counter cycles to repeat counting cycle, braking function, etc. Many functions of the advanced control timer are the same as the general timer, and the internal structure is also the same. Therefore, the advanced control timer can cooperate with other TIM timers through the timer link function to provide synchronization or event link functions.

• General-purpose timer

The general timer is a 16-bit or 32-bit auto-loading up/down counter with a programmable 16-bit prescaler and 4 independent channels. Each channel supports input capture, output comparison, and PWM generation and single pulse mode output. It can also work with advanced control timers through the timer link function to provide synchronization or event link functions. In Debug mode, the counter can be frozen while the PWM outputs are disabled, thereby cutting off the switches controlled by these outputs. Any general-purpose timer can be used to generate PWM output. Each timer has an independent DMA request mechanism. These timers can also process

signals from incremental encoders, as well as digital outputs from 1 to 3 Hall sensors.

• Independent watchdog

The independent watchdog is a configurable 12-bit down counter that supports 7 frequency division factors. The clock is provided by an internal independent 40 KHz RC oscillator (LSI); because the LSI is independent of the main clock, it can run in Stop and Standby modes. IWDG is outside the main program and can work completely independently. Therefore, it is used to reset the entire system when a problem occurs, or as a free timer to provide timeout management for the application. It can be configured as software or hardware to start the watchdog through the option byte. In Debug mode, the counter can be frozen.

Window Watchdog

The window watchdog is a 7-bit down counter and can be set to free-running. It can be used to reset the entire system when a problem occurs. It is driven by the main clock and has an early warning interrupt function; in Debug mode, the counter can be frozen.

• SysTick Timer

This is a 64-bit optional increment or decrement counter that comes with the core controller. It is used to generate SYSTICK anomalies (exception number: 15). It can be dedicated to the real-time operating system (RTOS) to provide a "heartbeat" tick for the system, or it can be used as a standard 64-bit counter. It has an automatic reload function and a programmable clock source.

2.5.15 Communication interface

2.5.15.1 Universal Synchronous/Asynchronous Receiver Transmitter (USART)

The product provides 4 sets of Universal Synchronous/Asynchronous Transceivers. Full duplex asynchronous communication, synchronous unidirectional communication, and half duplex single line communication are supported, as well as LIN (Local Interconnect Network), ISO7816 compatible smart card protocol and IrDA SIR ENDEC transmission codec specification, and modem (CTS/RTS hardware flow control) operation. It also allows multi-processor communication. It uses a fractional baud rate generator system and supports DMA operation for continuous communication.

2.5.15.2 Serial Peripheral Interface (SPI)

Up to 2 groups of serial peripherals interface (SPI) provide master or slave operation, dynamic switching. Support multi-master mode, full-duplex or half-duplex synchronous transmission, support basic SD card and MMC mode. Programmable clock polarity and phase, data bit width provides 8 or 16-bit selection, hardware CRC generation/check for reliable communication, and continuous communication support for DMA operation.

2.5.15.3 I2C bus

Up to 2 I²C bus interfaces can work in multi-master mode or Slave mode, perform all I²C Bus specific timing, protocol, arbitration, etc. It supports both standard and fast speed, and is compatible with SMBus2.0.

The I²C interface provides 7-bit or 10-bit addressing, and supports dual slave addressing in 7-bit Slave mode. It integrates built-in hardware CRC generator/checker. It also supports DMA operation and supports SMBus bus version 2.0 / PMBus bus.

2.5.15.4 Controller Area Network (CAN)

The CAN interface is compatible with specifications 2.0A and 2.0B (active), the baud rate is up to 1Mbits/s, and it

supports time-triggered communication functions. It can receive and send standard frames with 11-bit identifiers, as well as extended frames with 29-bit identifiers. It has 3 sending mailboxes and 2 3-level deep receiving FIFOs.

With 1 set of CAN controller products, there are only 14 configurable filters, and share a dedicated 512-byte SRAM memory with the USBD module for data transmission and reception. When USBD and CAN are used at the same time, in order to prevent access to SRAM conflicts, USBD can only use the lower 384 bytes.

2.5.15.5 Universal Serial Bus device (USBD)

The product is embedded with a USB2.0 full-speed controller, which complies with the USB2.0 full-speed standard. USBD provides 16 configurable USB device endpoints, supports low-speed devices and full-speed devices, supports control/batch/synchronization/interrupt transmission, double buffer mechanism, USB suspend/resume operations, and has standby/wake-up functions. The USB dedicated 48MHz clock is directly generated by the internal main PLL frequency division.

2.5.15.6 Universal Serial Bus USB2.0 full-speed Host/Device controller (USBFS)

The USB2.0 full-speed host controller and device controller (USBFS) follow the USB2.0 full-speed standard. It provides 16 configurable USB device endpoints and a set of host endpoints. Support control/batch/synchronization/interrupt transmission, double buffer mechanism, USB bus suspend/resume operation, and provide standby/wake-up functions. The 48MHz clock dedicated to the USBFS module is directly generated by the internal main PLL frequency division (the PLL must be 144MHz or 96MHz or 48MHz).

2.5.16 General-purpose input and output (GPIO)

The system provides 4 groups of GPIO ports with a total of 37 GPIO pins. Each pin can be configured by software as output (push-pull or open-drain), input (with or without pull-up or pull-down) or multiplexed peripheral function port. Most GPIO pins are shared with digital or analog multiplexed peripherals. Except for ports with analog input functions, all GPIO pins have high current passing capabilities. A locking mechanism is provided to freeze the IO configuration to avoid accidental writing to the I/O register.

Most of the I/O pins in the system are provided by V_{IO} . Changing the V_{IO} power supply will change the high value of the I/O pin output level to adapt to the external communication interface level. Please refer to the pin description for specific pins.

2.5.17 Operational amplifier/comparator (OPA)

The product has built-in 2 groups of operational amplifiers/comparators, and the internal selection is linked to the ADC and TIMx peripherals. Its input and output can be selected by changing the configuration to select multiple channels. It supports to amplify the external analog small signal and send it to the ADC to realize the small signal ADC conversion. It can also complete the signal comparator function. The comparison result is output by GPIO or directly connected to the input channel of TIMx.

2.5.18 Serial debug interface (SDI)

The core comes with a 2-wire SDI, including SWDIO and SWCLK pins. After the system is powered on or reset, the debug interface pin function is enabled by default.

Chapter 3 Pinouts and pin definition

3.1 Small-and-medium capacity general-purpose device V203



CH32V203G8R6

$ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ \end{array} $	PA14/SWC/PB5/TIM3_CH2 PB6/U2DM/SCL/TIM4_CH1 PB7/U2DP/SDA/TIM4_CH2 BOOT0 PB8/TIM4_CH3 VDD VSS NRST PA0/WKUP/ADC0 PA1/ADC1 PA2/ADC2/OP200 PA3/ADC3/OP100 PA6/ADC6/OP1N1 PB0/ADC8/OP1P1	PA13/SWD/PA12/U1DP/CAN_TX/TIM1_ETR PA11/U1DM/CAN_RX/TIM1_CH4 PA10/TIM1_CH3 PA9/TIM1_CH2 PA8/TIM1_CH1 PB15/OP1P0/TIM1_CH2N PB14/OP2P0/TIM1_CH2N PB1/ADC9/OP1O1/PB12/TIM1_BKIN PB1/ADC9/OP1O1/PB12/TIM1_BKIN PB10/OP2N0 PB10/OP2N0 PA7/ADC7/OP2P1 PA5/ADC5/OP2N1 PA4/ADC4/OP2O1	$ \begin{array}{r} 28 \\ 27 \\ 26 \\ 25 \\ 24 \\ 22 \\ 21 \\ 20 \\ 19 \\ 18 \\ 17 \\ 16 \\ 15 \\ \end{array} $
---	---	--	--

CH32V203F8P6



CH32V203G6U6



CH32V203F6P6

	BOOT1	=GND	
$ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 10 \\ \hline $	BOOTO/PB8 OSC_IN/PD0 OSC_OUT/PD1 NRST VDDA PA0/WKUP/ADC0 PA1/ADC1 PA2/ADC2 PA3/ADC3 PA4/ADC4	PA14/SWCLK PA13/SWDIO PA12/USB1DP PA11/USB1DM VDD	$\begin{array}{r} 20\\ 19\\ 18\\ 17\\ 16\\ 15\\ 14\\ 13\\ 12\\ 11\\ \end{array}$

CH32V203F8U6



3.2 Pin description

Table 3-1 CH32V203xx pin definitions

Note: The pin function in the table below refer to all functions and do not involve specific model(s). There are differences in peripheral resources between different models. Please confirm whether this function is available according to the particular model's resource table before viewing this table.

	Pin 1					Main		
QFN20	LQFP32	LQFP48 QFN48	Pin name	Pin type (1)	I/O structure	function (after	Default alternate function	Remapping function
QF	Γď	LQ				reset)		
-	-	0	V _{SS}	Р	-	V _{SS}		
-	-	1	V _{BAT}	Р	-	V _{BAT}		
-	-	2	PC13- TAMPER- RTC ⁽²⁾	I/O	-	PC13 ⁽³⁾	TAMPER-RTC	
-	-	3	PC14- OSC32_IN ⁽²⁾	I/O/A	-	PC14 ⁽³⁾	OSC32_IN	
-	-	4	PC15- OSC32_OUT (2)	I/O/A	-	PC15 ⁽³⁾	OSC32_OUT	
-	2	5	OSC_IN	I/A	-	OSC_IN		PD0 ⁽⁴⁾
-	3	6	OSC_OUT	O/A	-	OSC_OU T		PD1 ⁽⁴⁾
-	4	7	NRST	Ι	-	NRST		
-	-	8	V _{SSA}	Р	-	V _{SSA}		
-	5	9	V _{DDA}	Р	-	V _{DDA}		
1	6	10	PA0-WKUP	I/O/A	-	PA0	WKUP USART2_CTS ADC_IN0 TIM2_CH1 TIM2_ETR	TIM2_CH1_ETR_ 2
2	7	11	PA1	I/O/A	-	PA1	USART2_RTS ADC_IN1 TIM2_CH2	TIM2_CH2_2
3	8	12	PA2	I/O/A	-	PA2	USART2_TX ADC_IN2 TIM2_CH3 OPA2_OUT0	TIM2_CH3_1
4	9	13	PA3	I/O/A	-	PA3	USART2_RX ADC_IN3 TIM2_CH4 OPA1_OUT0	TIM2_CH4_1

Table 3-1-1 QFN20/LQFP32/LQFP48/QFN48 pin definitions

							SPI1_NSS	
5	10	14	PA4	I/O/A	_	PA4	USART2_CK	
5	10	11	1711	I O/II		1711	ADC_IN4	
							OPA2_OUT1	
							SPI1_SCK	
6	11	15	PA5	I/O/A	-	PA5	ADC_IN5	USART4_TX_1
							OPA2_CH1N	
							SPI1_MISO	
20	10	16	DAG	L/O/A		DAG	ADC_IN6	TIM1_BKIN_1
20	12	16	PA6	I/O/A	-	PA6	TIM3_CH1	USART4_CK_1
							OPA1_CH1N	
							SPI1 MOSI	
_	10	1.5	D 4 7	T/O/A		D	ADC_IN7	TIM1_CH1N_1
7	13	17	PA7	I/O/A	-	PA7	TIM3 CH2	USART4_CTS_1
							OPA2 CH1P	
							ADC IN8	
							TIM3 CH3	TIM1_CH2N_1
8	14	18	PB0	I/O/A	-	PB0	OPA1 CH1P	TIM3 CH3 2
							USART4 TX	
							ADC IN9	
							TIM3 CH4	TIM1_CH3N_1
9	15	19	PB1	I/O/A	-	PB1	OPA1 OUT1	TIM3 CH4 2
							USART4 RX	
						PB2		
-	-	20	PB2 ⁽⁵⁾	I/O	FT	BOOT1 ⁽⁵⁾	USART4_CK	
						Dooll	I2C2_SCL	
10	_	21	PB10	I/O/A	FT	PB10	USART3 TX	TIM2_CH3_2
10	-	21	1010	1/0/A	11	1 D10	_	TIM2_CH3_3
$\left - \right $							OPA2_CH0N I2C2_SDA	
11		22	PB11	I/O/A	FT	PB11	USART3 RX	TIM2_CH4_2
11	-		LD11	1/0/A	1,1		_	TIM2_CH4_3
$\left - \right $		23	V.	Р		V	OPA1_CH0N	
-	- 16	23	V _{SS_1}	P P	-	V _{SS_1}		
-	-	24	V _{SS}	P P	-	V _{SS}		
		24	V _{DD_I/O_1}			V _{DD_I/O_1}		
-	17		V _{DD} _	Р	-	V _{DD} _		
							SPI2_NSS	
-	-	25	PB12	I/O/A	FT	PB12	I2C2_SMBA	
							USART3_CK	
							TIM1_BKIN	
		• -	PP 4 C	TICL			SPI2_SCK	
-	-	26	PB13	I/O/A	FT	PB13	USART3_CTS	
							TIM1_CH1N	

						•		1
12	-	27	PB14	I/O/A	FT	PB14	SPI2_MISO TIM1_CH2N USART3_RTS OPA2_CH0P	
13	-	28	PB15	I/O/A	FT	PB15	SPI2_MOSI TIM1_CH3N OPA1_CH0P	
14	18	29	PA8	I/O	FT	PA8	USART1_CK TIM1_CH1 MCO	USART1_CK_1 TIM1_CH1_1
15	19	30	PA9	I/O	FT	PA9	USART1_TX TIM1_CH2	TIM1_CH2_1
18	20	31	PA10	I/O	FT	PA10	USART1_RX TIM1_CH3	TIM1_CH3_1
17	21	32	PA11	I/O/A	FT	PA11	USART1_CTS USBDM CAN1_RX TIM1_CH4	USART1_CTS_1 TIM1_CH4_1
16	22	33	PA12	I/O/A	FT	PA12	USART1_RTS USBDP CAN1_TX TIM1_ETR	USART1_RTS_1 TIM1_ETR_1
	23	34	PA13	I/O	FT	SWDIO		PA13
-	-	35	V _{SS_2}	Р	-	V _{SS_2}		
-	-	36	V _{DD_2}	Р	-	V _{DD_2}		
17	24	37	PA14	I/O	FT	SWCLK		PA14
-	25	38	PA15	I/O	FT	PA15		TIM2_CH1_ETR_ 1 TIM2_CH1_ETR_ 3 SPI1_NSS USART4_RTS_1
-	26	39	PB3	I/O	FT	PB3	USART4_CTS	TIM2_CH2_1 TIM2_CH2_3 SPI1_SCK
-	27	40	PB4	I/O	FT	PB4	USART4_RTS	TIM3_CH1_2 SPI1_MISO
-	28	41	PB5	I/O	FT	PB5	I2C1_SMBA	TIM3_CH2_2 SPI1_MOSI USART4_RX_1
-	29	42	PB6	I/O	FT	PB6	I2C1_SCL TIM4_CH1 USBFS_DM	USART1_TX_1

-	30	43	PB7	I/O	FT	PB7	I2C1_SDA TIM4_CH2 USBFS_DP	USART1_RX_1
-		44	BOOT0	Ι	-	BOOT0		
-	31	45	PB8	I/O/A	FT	PB8	TIM4_CH3	I2C1_SCL CAN1_RX
-	-	46	PB9	I/O/A	FT	PB9	TIM4_CH4	I2C1_SDA CAN1_TX
-	-	47	V _{SS_3}	Р	-	V _{SS_3}		
-	32	-	V _{SS}	Р	-	V _{SS}		
-	-	48	V _{DD_IO_3}	Р	-	V _{DD_IO_3}		
19	1	-	V _{DD}	Р	-	V _{DD}		

Table 3-1-2 TSSOP20(F8)/QSOP28(G8) pin definitions

P	in No.						
(F8)	(G8)			I/O	Main	Default alternate	
TSSOP20	QSOP28	Pin name	Pin type ⁽¹⁾	structur e	function (after reset)	function	Remapping function
5	8	NRST	Ι	-	NRST		
6	9	PA0-WKUP	9 I/O/A -		PA0	WKUP USART2_CTS ADC_IN0 TIM2_CH1	TIM2_CH1_ETR_2
						TIM2_ETR	
7	10	PA1	I/O/A	-	PA1	USART2_RTS ADC_IN1 TIM2_CH2	TIM2_CH2_2
8	11	PA2	I/O/A	-	PA2	USART2_TX ADC_IN2 TIM2_CH3 OPA2_OUT0	TIM2_CH3_1
9	12	PA3	I/O/A	-	PA3	USART2_RX ADC_IN3 TIM2_CH4 OPA1_OUT0	TIM2_CH4_1
11	15	PA4	I/O/A	-	PA4	SPI1_NSS USART2_CK ADC_IN4 OPA2_OUT1	
12	16	PA5	I/O/A	-	PA5	SPI1_SCK ADC_IN5 OPA2_CH1N	

P	in No.						
(F8)	(G8)			I/O	Main	Default alternate	
TSSOP20	QSOP28	Pin name	Pin type ⁽¹⁾	structur e	function (after reset)	function	Remapping function
						SPI1 MISO	
1.0	10				Die	ADC IN6	
10	13	PA6	I/O/A	-	PA6	TIM3_CH1	TIM1_BKIN_1
						OPA1_CH1N	
						SPI1_MOSI	
13	17	PA7	I/O/A		PA7	ADC_IN7	TIM1 CH1N 1
15	17	FA/	1/0/A	-	FA/	TIM3_CH2	TIM1_CH1N_1
						OPA2_CH1P	
						ADC_IN8	TIM1_CH2N_1
14	14	PB0	I/O/A	-	PB0	TIM3_CH3	TIM3 CH3 2
						OPA1_CH1P	11015_0115_2
						ADC_IN9	TIM1 CH3N 1
-	20	PB1	I/O/A	-	PB1	TIM3_CH4	TIM3 CH4 2
						OPA1_OUT1	
_	18	PB10	I/O/A	FT	PB10	OPA2 CH0N	TIM2_CH3_2
	10	1210	2.0111		1210		TIM2_CH3_3
_	19	PB11	I/O/A	FT	PB11	OPA1 CH0N	TIM2_CH4_2
						_	TIM2_CH4_3
-	20	PB12	I/O/A	FT	PB12	TIM1_BKIN	
15	21	PB13	I/O/A	FT	PB13	TIM1_CH1N	
16	22	PB14	I/O/A	FT	PB14	TIM1_CH2N	
						OPA2_CH0P	
17	23	PB15	I/O/A	FT	PB15	TIM1_CH3N OPA1 CH0P	
						USART1 CK	
18	24	PA8	I/O	FT	PA8	TIM1_CH1	USART1_CK_1
10	27	1110	1/0	11	1710	MCO	TIM1_CH1_1
						USART1 TX	
19	25	PA9	I/O	FT	PA9	TIM1 CH2	TIM1_CH2_1
				_		USART1 RX	
20	26	PA10	I/O	FT	PA10	TIM1 CH3	TIM1_CH3_1
						USART1 CTS	
		D. 11	T/O/	FT	D. 11	USBDM	USART1_CTS_1
-	27	PA11	I/O/A	FT	PA11	CAN1_RX	TIM1_CH4_1
						TIM1_CH4	
						USART1_RTS	
	28	PA12	I/O/A	FT	PA12	USBDP	USART1_RTS_1
	20	1712	I/O/A	1,1	1/112	CAN1_TX	TIM1_ETR_1
						TIM1_ETR	

P	in No.						
(F8)	(G8)			I/O	Main	Default alternate	
P20	28	Pin name	Pin type ⁽¹⁾	structur	function	function	Remapping function
TSSOP20	QSOP28			e	(after reset)	Tunonon	
TS							
1	28	PA13	I/O	FT	SWDIO		PA13
3	7	V_{SS}	Р	-	V_{SS}		
4	6	V_{DD}	Р	-	V_{DD}		
2	1	PA14	I/O	FT	SWCLK		PA14
						I2C1_SCL	
1	2	PB6	I/O	FT	PB6	TIM4_CH1	USART1_TX_1
						USBHD_DM	
						I2C1_SDA	
2	3	PB7	I/O	FT	PB7	TIM4_CH2	USART1_RX_1
						USBHD_DP	
-	4	BOOT0	Ι	-	BOOT0		
	5	DD 0		ГT	DD 0		I2C1_SCL
-	5	PB8	I/O/A	FT	PB8	TIM4_CH3	CAN1_RX

Table 3-1-3 TSSOP20(F6)/QFN28(G6) pin definitions

Pin (F6) 0740SSL	No. (G6) 82N38	Pin name	Pin type ⁽¹⁾	I/O structure	Main function (after reset)	Default alternate function	Remapping function
-	0	V_{SS}	Р	-	V_{SS}		
2	2	OSC_IN	I/A	-	OSC_IN		PD0 ⁽⁴⁾
3	3	OSC_OUT	O/A	-	OSC_OUT		PD1 ⁽⁴⁾
4	4	NRST	Ι	-	NRST		
5	5	V _{DDA}	Р	-	V _{DDA}		
6	6	PA0-WKUP	I/O/A	-	PA0	WKUP USART2_CTS ADC_IN0 TIM2_CH1 TIM2_ETR	TIM2_CH1_ETR_2
7	7	PA1	I/O/A	-	PA1	USART2_RTS ADC_IN1 TIM2_CH2	TIM2_CH2_2
8	8	PA2	I/O/A	-	PA2	USART2_TX ADC_IN2 TIM2_CH3 OPA2_OUT0	TIM2_CH3_1
9	9	PA3	I/O/A	-	PA3	USART2_RX	TIM2_CH4_1

						ADC_IN3	
						TIM2_CH4	
						OPA1_OUT0	
						SPI1_NSS	
10	10	DA 4			DA 4	USART2_CK	
10	10	PA4	I/O/A	-	PA4	ADC_IN4	
						OPA2_OUT1	
						SPI1_SCK	
11	11	PA5	I/O/A	-	PA5	ADC_IN5	
						OPA2 CH1N	
						SPI1 MISO	
						ADC IN6	
12	12	PA6	I/O/A	-	PA6	TIM3 CH1	TIM1_BKIN_1
						OPA1_CH1N	
						SPI1 MOSI	
						ADC IN7	
13	13	PA7	I/O/A	-	PA7	TIM3 CH2	TIM1_CH1N_1
						OPA2 CH1P	
	14	D D0			DDO	ADC_IN8	TIM1_CH2N_1
-	14	PB0	I/O/A	-	PB0	TIM3_CH3	TIM3_CH3_2
						OPA1_CH1P	
			T (0)()			ADC_IN9	TIM1_CH3N_1
14	15	PB1	I/O/A	-	PB1	TIM3_CH4	TIM3_CH4_2
						OPA1_OUT1	
15	16	V_{SS}	Р		V _{SS}		
16	17	V_{DD}	Р		V _{DD}		
_	18	PA9	I/O	FT	PA9	USART1_TX	TIM1_CH2_1
	10		10			TIM1_CH2	
_	19	PA10	I/O	FT	PA10	USART1_RX	TIM1 CH3 1
	17	11110	10	11	17110	TIM1_CH3	
						USART1_CTS	
17	10	DA 11	I/O/A	DT	DA 11	USBDM	USART1_CTS_1
17	19	PA11	I/O/A	FT	PA11	CAN1_RX	TIM1_CH4_1
						TIM1_CH4	
				1		USART1 RTS	
						USBDP	USART1 RTS 1
18	20	PA12	I/O/A	FT	PA12	CAN1 TX	TIM1 ETR 1
						TIM1 ETR	
19	21	PA13	I/O	FT	SWDIO		PA13
20	22	PA14	I/O	FT	SWDIG		PA14
20					S CLIX		TIM2 CH1 ETR 1
_	23	PA15	I/O	FT	PA15		TIM2_CH1_ETR_1 TIM2_CH1_ETR_3
	23	IAIJ	1/0				SPI1 NSS
	24	DD 2	I/O	FT	PB3		_
-	24	PB3	1/0	ГІ	rbs		TIM2_CH2_1

							TIM2_CH2_3
							SPI1_SCK
	25	PB4	I/O	FT	PB4		TIM3_CH1_2
-	23	r D4	1/0	ΓI	r D4		SPI1_MISO
	26	PB5	I/O	FT	PB5	I2C1 SMBA	TIM3_CH2_2
-	20	1 05	1/0	1 1	1 05	IZCI_SWIDA	SPI1_MOSI
-	27	PB6	I/O	FT	PB6	I2C1_SCL	USART1_TX_1
-	28	PB7	I/O	FT	PB7	I2C1_SDA	USART1_RX_1
		BOOT0	Ι	-	BOOT0		
1(6)	1(6)	PB8	I/O/A	FT	PB8		I2C1_SCL
		r Dð	I/O/A	г1	r Dð		CAN1_RX

Table 3-1-4 LQFP64M pin definitions

Pin No.	D,	D : (1)	I/O	Main function	Default alternate	
LQFP64M	Pin name	Pin type ⁽¹⁾	structure	(after reset)	function	Remapping function
1	V _{BAT}	Р	-	V _{BAT}		
2	PC13- TAMPER-RTC ⁽²⁾	I/O	-	PC13 ⁽³⁾	TAMPER-RTC	
3	PC14- OSC32_IN ⁽²⁾	I/O/A	-	PC14 ⁽³⁾	OSC32_IN	
4	PC15- OSC32_OUT ⁽²⁾	I/O/A	-	PC15 ⁽³⁾	OSC32_OUT	
5	OSC_IN	I/A	-	OSC_IN		
6	OSC_OUT	O/A	-	OSC_OUT		
7	NRST	Ι	-	NRST		
8	PC0	I/O/A	-	PC0	ADC_IN10	
9	PC1	I/O/A	-	PC1	ADC_IN11	
10	PC2	I/O/A	-	PC2	ADC_IN12	
11	PC3	I/O/A	-	PC3	ADC_IN13	
12	V _{SSA}	Р	-	V _{SSA}		
13	V _{DDA}	Р	-	V _{DDA}		
14	PA0-WKUP	I/O/A	_	PA0	WKUP USART2_CTS ADC_IN0 TIM2_CH1 TIM2_ETR TIM5_CH1	TIM2_CH1_ETR_2
15	PA1	I/O/A	-	PA1	USART2_RTS ADC_IN1 TIM2_CH2 TIM5_CH2	TIM2_CH2_2
16	PA2	I/O/A	-	PA2	USART2_TX ADC_IN2	TIM2_CH3_1

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Pin No. LQFP64M	Pin name	Pin type ⁽¹⁾	I/O structure	Main function (after reset)	Default alternate function	Remapping function
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	LQIIOHM			Succure		TIM2_CH3	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$						—	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						USART2_RX	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	17	DA 2			DA 2	—	TIMO CHA 1
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	17	PAS	1/0/A	-	PAS	—	TIMZ_CH4_1
18 V_{SS_4} P - V_{SS_4}						—	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	18	V_{SS_4}	Р	-	V _{SS_4}		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	19	$V_{DD_IO_4}$	Р	-	$V_{DD_IO_4}$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						_	
$ \begin{array}{ c c c c c c } \hline \begin{array}{ c c c c } ADC_IN4 & OPA2_OUT1 & OPA2_OUT1 \\ \hline \begin{array}{ c c c } PA5 & I/O/A & - & PA5 & SPI_SCK & ADC_IN5 & USART1_CTS_2 & USART1_CK_3 & OPA2_CH1N & SPII_MSO & ADC_IN5 & IIM1_BKIN_1 & USART1_TX_3 & ADC_IN5 & ADC_IN6 & ADC_IN1 & USART1_TX_3 & OPA1_CH1N & OPA1_CH1N & OPA1_CH1N & OPA1_CH1N & OPA1_CH1N & OPA1_CH1N & USART1_TX_3 & OPA2_CH1P & USART1_RTS_3 & TIM1_CH2N_1 & USART1_RTS_3 & OPA2_CH1P & OPA1_CH1P & OPA2_CH1P & OPA1_CH1P & OPA1_CH2 & OPA1_OUT1 & OPA1_CH2 & OPA1_CH1P & OPA1_CH2 & OPA1_CH1P & OPA1_CH2 & OPA1_OUT1 & OPA1_CH3 & TIM3_CH4_2 & OPA1_OUT1 & OPA1_CH3 & TIM3_CH4_2 & OPA1_OUT1 & OPA1_CH3 & OPA2_CH0N & OPA2_CH0N & OPA2_CH0N & OPA2_CH0N & OPA2_CH0N & OPA2_CH0P & OPA1_CH1P & OPA1_CH3 & OPA2_CH0N & OPA2_CH0N & OPA2_CH0N & OPA2_CH0N & OPA2_CH1P & OPA1_CH3 & OPA2_CH1P & OPA1_CH3 & OPA2_CH1P & OPA1_CH3 & OPA2_CH1P & OPA1_CH3 & OPA2_CH0N & OPA2_CH1P & OPA2_CH1P & OPA2_CH1P & OPA2_CH1P & OPA2_CH1P & OPA2_CH0N & OPA2_CH0N & OPA2_CH1P & O$	20	PA4	I/O/A	-	PA4		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						—	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	21	PA 5	I/O/A	_	PA 5	—	USART1_CTS_2
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	21	IAS	1/0/A	-	IAJ	—	USART1_CK_3
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						_	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		DAG					TIM1 BKIN 1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	22	PA6	I/O/A	-	PA6	TIM3_CH1	USART1_TX_3
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						OPA1_CH1N	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						SPI1_MOSI	
$ \begin{array}{ c c c c c c } \hline & & & & & & & & & & & & & & & & & & $	23	PA7	I/O/A	-	PA7	—	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	_					—	USART1_RX_3
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	24	DC4	L/O/A		DC4		
26 PB0 $I/O/A$ $-$ PB0 ADC_IN8 TIM3_CH3 OPA1_CH1P $TIM1_CH2N_11$ TIM3_CH3_2 UART4_TX_1 27 PB1 $I/O/A$ $-$ PB1 ADC_IN9 TIM3_CH4 OPA1_OUT1 $TIM1_CH3N_11$ TIM3_CH4_2 UART4_RX_1 28 PB2 ⁽⁵⁾ I/O FTPB2 BOOT1 ⁽⁵⁾ $IIC2_SCL$ 			-				
26PB0I/O/A-PB0TIM3_CH3 OPA1_CH1PTIM3_CH3_2 UART4_TX_127PB1I/O/A-PB1ADC_IN9 TIM3_CH4 OPA1_OUT1TIM1_CH3N_11 TIM3_CH4_2 UART4_RX_128PB2(5)I/OFTPB2 BOOT1(5)UART4_RX_129PB10I/O/AFTPB10I2C2_SCL USART3_TX OPA2_CH0NTIM2_CH3_2 TIM2_CH3_330PB11I/O/AFTPB10I2C2_SDA USART3_RXTIM2_CH4_2 TIM2_CH4_3	23	105	1/0/A		105	—	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	26	PB0	I/O/A	-	PB0	—	
27PB1I/O/A-PB1ADC_IN9 TIM3_CH4 OPA1_OUT1TIM1_CH3N_1 TIM3_CH4_2 UART4_RX_128PB2(5)I/OFTPB2 BOOT1(5)UART4_RX_129PB10I/O/AFTPB10I2C2_SCL USART3_TX OPA2_CH0NTIM2_CH3_2 TIM2_CH3_330PB11I/O/AFTPB10I2C2_SDA USART3_RXTIM2_CH4_2 TIM2_CH4_3	-	-			-	—	
Image: constraint of the image						ADC_IN9	
28PB2(5)I/OFTPB2 BOOT1(5)I/O29PB10I/O/AFTPB10I2C2_SCL USART3_TX OPA2_CH0NTIM2_CH3_2 TIM2_CH3_330PB11I/O/AFTPB11I2C2_SDA USART3_RXTIM2_CH4_2 TIM2_CH4_3	27	PB1	I/O/A	-	PB1	TIM3_CH4	TIM3_CH4_2
28PB2(5)I/OFTBOOT1(5)29PB10I/O/AFTPB10I2C2_SCL USART3_TX OPA2_CH0NTIM2_CH3_2 TIM2_CH3_330PB11I/O/AFTPB11I2C2_SDA USART3_RXTIM2_CH4_2 TIM2_CH4_3						OPA1_OUT1	UART4_RX_1
29PB10I/O/AFTPB10USART3_TX OPA2_CH0NIIM2_CH3_2 TIM2_CH3_330PB11I/O/AFTPB11USART3_RXTIM2_CH4_2 TIM2_CH4_3	28	PB2 ⁽⁵⁾	I/O	FT			
29PB10I/O/AFTPB10USAR13_TX OPA2_CH0NTIM2_CH3_330PB11I/O/AFTPB11I2C2_SDA USART3_RXTIM2_CH4_2 TIM2_CH4_3							TIM2 CH3 2
30 PB11 I/O/A FT PB11 I2C2_SDA USART3_RX TIM2_CH4_2 TIM2_CH4_3	29	PB10	I/O/A	FT	PB10		
30 PB11 I/O/A FT PB11 USART3_RX TIM2_CH4_2 TIM2_CH4_3							
30 PB11 I/O/A FT PB11 USART3_RX TIM2_CH4_3	20			Гт	DD 11	—	TIM2_CH4_2
	30	PRII	I/O/A	FT	PRII		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	31	V _{SS 1}	Р		V _{SS 1}		

Pin No. LQFP64M	Pin name	Pin type ⁽¹⁾	I/O structure	Main function (after reset)	Default alternate function	Remapping function
32	V_{DD_l/O_l}	Р		V _{DD_I/O_1}		
33	PB12	I/O/A	FT	PB12	SPI2_NSS I2C2_SMBA USART3_CK TIM1_BKIN	
34	PB13	I/O/A	FT	PB13	SPI2_SCK USART3_CTS TIM1_CH1N	USART3_CTS_1
35	PB14	I/O/A	FT	PB14	SPI2_MISO TIM1_CH2N USART3_RTS OPA2_CH0P	USART3_RTS_1
36	PB15	I/O/A	FT	PB15	SPI2_MOSI TIM1_CH3N OPA1_CH0P	USART1_TX_2
37	PC6	I/O/A	FT	PC6	ETH_RXP	TIM3_CH1_3
38	PC7	I/O/A	FT	PC7	ETH_RXN	TIM3_CH2_3
39	PC8	I/O/A	FT	PC8	ETH_TXP	TIM3_CH3_3
40	PC9	I/O/A	FT	PC9	ETH_TXN	TIM3_CH4_3
41	PA8	I/O	FT	PA8	USART1_CK TIM1_CH1 MCO	USART1_CK_1 USART1_RX_2 TIM1_CH1_1
42	PA9	I/O	FT	PA9	USART1_TX TIM1_CH2	USART1_RTS_2 TIM1_CH2_1
43	PA10	I/O	FT	PA10	USART1_RX TIM1_CH3	USART1_CK_2 TIM1_CH3_1
44	PA11	I/O/A	FT	PA11	USART1_CTS USBDM CAN1_RX TIM1_CH4	USART1_CTS_1 TIM1_CH4_1
45	PA12	I/O/A	FT	PA12	USART1_RTS USBDP CAN1_TX TIM1_ETR	USART1_RTS_1 TIM1_ETR_1
46	PA13	I/O	FT	SWDIO		PA13
-	V_{SS_2}	Р	-	Vss_2		
-	V_{DD_2}	Р	-	V _{DD_2}		
47	NC			NC		
48	NC			NC		
49	PA14	I/O	FT	SWCLK		PA14
50	PA15	I/O	FT	PA15		TIM2_CH1_ETR_1 TIM2_CH1_ETR_3

Pin No. LQFP64M	Pin name	Pin type ⁽¹⁾	I/O structure	Main function (after reset)	Default alternate function	Remapping function
						SPI1_NSS
51	PC10	I/O	FT	PC10	UART4_TX	USART3_TX_1
52	PC11	I/O	FT	PC11	UART4_RX	USART3_RX_1
53	PC12	I/O	FT	PC12		USART3_CK_1
54	PD2	I/O	FT	PD2	TIM3_ETR	TIM3_ETR_2 TIM3_ETR_3
55	PB3	I/O	FT	PB3		TIM2_CH2_1 TIM2_CH2_3 SPI1_SCK
56	PB4	I/O	FT	PB4		TIM3_CH1_2 SPI1_MISO
57	PB5	I/O	FT	PB5	I2C1_SMBA	TIM3_CH2_2 SPI1_MOSI
58	PB6	I/O	FT	PB6	I2C1_SCL TIM4_CH1 USBHD_DM	USART1_TX_1
59	PB7	I/O	FT	PB7	I2C1_SDA TIM4_CH2 USBHD_DP	USART1_RX_1
60	BOOT0	Ι	-	BOOT0		
61	PB8	I/O/A	FT	PB8	TIM4_CH3	I2C1_SCL CAN1_RX
68	PB9	I/O/A	FT	PB9	TIM4_CH4	I2C1_SDA CAN1_TX
63	V_{SS_3}	Р	-	V _{SS_3}		
64	V _{DD_IO_3}	Р	-	V _{DD_I/O_3}		

Note 1: Abbreviations in the table

I = *TTL/CMOS Schmitt input;*

O = CMOS tri-state output;

A = analog signal input or output;

P = power;

FT = 5V tolerance;

ANT = *RF* signal input and output (antenna);

Note 2: When the backup area is powered by V_{DD} (internal analog switch connected to V_{DD}): PC14 and PC15 can be used for GPIO or LSE pins, PC13 can be used as general-purpose I/O port, TAMPER pin, RTC calibration clock, RTC alarm or second output; when used as output pin, it can only work in 2MHz mode with a maximum drive load of 30pF; when the backup area is powered by V_{BAT} (analog switch connected to BAT after VDD disappears): PC14 and PC15 can only be used for LSE pin, PC13 can be used as TAMPER pin, RTC alarm or second output.

Note 3: These pins are in the main function state when the backup area is powered on for the first time. Even

after reset, the state of these pins is controlled by the backup area registers (these registers will not be reset by the main reset system). For specific information on how to control these I/O ports, please refer to the relevant chapters on the battery backup area and BKP register in the CH32FV2x_V3xRM datasheet.

Note 4: Pin 5 and pin 6 of those in LQFP64M package are configured as OSC_IN and OSC_OUT function pins by default after chip reset. Software can reconfigure these 2 pins as PD0 and PD1. But for those in LQFP100 package, since PD0 and PD1 are inherent functional pins, there is no need to re-image settings by software. For the CH32V203RBT6, the OSC_IN and OSC_OUT function pins have no alternate functions of PD0 and PD1. For more detailed information, please refer to the chapters on Alternate Function I/O and Debug Setting in the CH32FV2x_V3xRM datasheet.

Note 5: For devices without the BOOT0 pinout, they are pulled down to GND internally. For devices with the BOOT0 pinout but no BOOT1/PB2 pinout, BOOT1/PB2 is pulled down to GND internally. In this case, it is recommended that the BOOT1/PB2 pinout is set to input pull-down mode if a device goes into the low-power mode and configures I/O port state, to avoid generating extra current.

Note 6: For devices with BOOT0 and PB8 pinouts shorted, it is recommended to be connected to an external 500K pull-down resistor, to ensure that the device is powered on stably and enters the mode of booting from program Flash memory. In this case, the PB8 only supports output drive functions, with all input functions disabled.

Note 7: For devices in 20-pin/28-pin package, several pins are shorted (at least 2 I/O function pins are physically shorted as one pin). In this case, the driver should not configure the output function at the same time, otherwise the pins may be damaged. Note pin states when there is a power consumption requirement.

3.3 Pin alternate functions

Note: The pin function in the table below refer to all functions and does not involve specific model(s). There are differences in peripheral resources between different models. Please confirm whether this function is available according to the particular model's resource table before viewing this table.

Alterate Pin	ADC	TIM1	TIM 2/3/4/5	UART USART	USB	SYS	I2C	SPI	ETH	ОРА	CAN
PA0	ADC_IN0		TIM2 CH1 TIM2 CH1 ETR_2 TIM2 ETR TIM5 CH1	USART2_CTS		WKUP					
PA1	ADC_IN1		TIM2 CH2 TIM2 CH2 2 TIM5 CH2	USART2_RTS							
PA2	ADC_IN2		TIM2 CH3 TIM2 CH3 1 TIM5_CH3	USART2_TX						OPA2_OUT0	
PA3	ADC_IN3		TIM2 CH4 TIM2 CH4 1 TIM5_CH4	USART2_RX						OPA1_OUT0	
PA4	ADC_IN4			USART2_CK				SPI1_NSS		OPA2_OUT1	
PA5	ADC_IN5			USART1_CTS_2 USART1_CK_3 USART4_TX_1				SPI1_SCK		OPA2_CH1N	
PA6	ADC_IN6	TIM1_BKIN_1	TIM3_CH1	USART1_TX_3 USART4_CK_1				SPI1_MISO		OPA1_CH1N	
PA7	ADC_IN7	TIM1_CH1N_1	TIM3_CH2	USART1_RX_3 USART4_CTS_1				SPI1_MOSI		OPA2_CH1P	
PA8		TIM1_CH1 TIM1_CH1_1		USART1_CK USART1_CK_1 USART1_RX_2		МСО					
PA9		TIM1_CH2 TIM1_CH2_1		USART1_TX USART1_RTS_2							
PA10		TIM1_CH3 TIM1_CH3_1		USART1 RX USART1 ČK 2							
PA11		TIM1 CH4 TIM1 CH4 1		USART1_CTS USART1_CTS_1	USBDM						CAN1_RX
PA12		TIM1 ETR TIM1 ETR 1		USARTI RTS USARTI RTS 1	USBDP						CAN1_TX
PA13						SWDIO					
PA14						SWCLK					
PA15			TIM2_CH1_ETR_1 TIM2_CH1_ETR_3	USART4_RTS_1				SPI1_NSS			
PB0	ADC_IN8	TIM1_CH2N_1	TIM3 CH3 TIM3 CH3 2	UART4 TX 1 USART4 TX						OPA1_CH1P	
PB1	ADC_IN9	TIM1_CH3N_1	TIM3 CH4 TIM3 CH4 2	UART4_RX_1 USART4_RX						OPA1_OUT1	
PB2				USART4_CK		BOOT1					
PB3			TIM2_CH2_1 TIM2_CH2_3	USART4_CTS				SPI1_SCK			
PB4			TIM3_CH1_2	USART4_RTS				SPI1_MISO			
PB5			TIM3_CH2_2	USART4_RX_1			I2C1_SMBA	SPI1_MOSI			
PB6			TIM4_CH1	USART1_TX_1	USBFS_DM		I2C1_SCL				
PB7			TIM4_CH2	USART1_RX_1	USBFS_DP		I2C1_SDA				

Table 3-2 CH32V203xx pin alternate functions



Alterate	ADC	TIM1	TIM 2/3/4/5	UART USART	USB	SYS	I2C	SPI	ЕТН	OPA	CAN
PB8			TIM4_CH3				I2C1_SCL				CAN1_RX
PB9			TIM4_CH4				I2C1_SDA				CAN1_TX
PB10			TIM2_CH3_2 TIM2_CH3_3	USART3_TX			I2C2_SCL			OPA2_CH0N	
PB11			TIM2_CH4_2 TIM2_CH4_3	USART3_RX			I2C2_SDA			OPA1_CH0N	
PB12		TIM1_BKIN		USART3_CK			I2C2_SMBA	SPI2_NSS			
PB13		TIM1_CHIN		USART3_CTS USART3_CTS_1				SPI2_SCK			
PB14		TIM1_CH2N		USART3 RTS USART3_RTS_1				SPI2_MISO		OPA2_CH0P	
PB15		TIM1_CH3N		USART1_TX_2				SPI2_MOSI		OPA1_CH0P	
PC0	ADC_IN10										
PC1	ADC_IN11										
PC2	ADC_IN12										
PC3	ADC_IN13										
PC4	ADC_IN14			USART1_CTS_3							
PC5	ADC_IN15			USART1_RTS_3							
PC6			TIM3_CH1_3						ETH_RXP		
PC7			TIM3_CH2_3						ETH_RXN		
PC8			TIM3_CH3_3						ETH_TXP		
PC9			TIM3_CH4_3						ETH_TXN		
PC10				UART4_TX USART3 TX 1							
PC11				UART4 TX USART3 TX_1 UART4 RX USART3 RX_1							
PC12				USART3_CK_1							
PC13						TAMPER-RTC					
PC14						OSC32_IN					
PC15						OSC32_OUT					
PD0						OSC_IN					
PD1						OSC_OUT					
PD2			TIM3_ETR TIM3_ETR_2 TIM3_ETR_3								



Chapter 4 Electrical characteristics

4.1 Test conditions

Unless otherwise specified and marked, all voltages are referenced to V_{SS} .

All minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and clock frequency. Typical values are based on normal temperature (25°C) and $V_{DD} = 3.3V$ environment, which are given only as design guidelines.

The data based on comprehensive evaluation, design simulation or technology characteristics are not tested in production. On the basis of comprehensive evaluation, the minimum and maximum values refer to sample tests. Unless otherwise specified that is tested, the characteristic parameters are guaranteed by comprehensive evaluation or design.

Power supply scheme:



Figure 4-1 Typical circuit for conventional power supply

4.2 Absolute maximum ratings

Stresses at or above the absolute maximum ratings listed in the table below may cause permanent damage to the device.

Symbol	Description	Min.	Max.	Unit
T _A	Ambient temperature during operation	-40	85	°C
Ts	Ambient temperature during storage	-40	125	°C
V_{DD} - V_{SS}	External main supply voltage (including V_{DDA} and V_{DD})	-0.3	4.0	V
$V_{I\!/O}\text{-}V_{SS}$	I/O domain supply voltage	-0.3	4.0	V
V _{IN}	Input voltage on the FT (5V tolerance) pin	V _{SS} -0.3	5.5	V
	Input voltage on other pins	Vss-0.3	V_{DD} +0.3	
$\left \bigtriangleup V_{DD_x} \right $	Variations between different main power supply pins		50	mV
$\left \bigtriangleup V_{I \! / O_{_} x} \right $	Variations between different I/O power supply pins		50	mV
$ \triangle V_{SS_x} $	Variations between different ground pins		50	mV

Table 4-1 Absolute maximum ratings

V _{ESD(HBM)}	Electrostatic discharge voltage (human body model, non-contact)	4K		V
	USB pins (PA11, PA12)	3K		V
I _{VDD}	Total current into $V_{\text{DD}}/V_{\text{DDA}}/V_{\text{VO}}$ power lines (source)		150	
I _{Vss}	Total current out of Vss ground lines (sink)		150	
I _{I/O}	Sink current on any I/O and control pin		25	A
	Output current on any I/O and control pin		-25	
	Injected current on NRST pin		+/-5	mA
I _{INJ(PIN)}	Injected current on HSE's OSC_IN pin and LSE's OSC_IN pin		+/-5	
	Injected current on other pins		+/-5	
$\sum I_{INJ(PIN)}$	Total injected current on all I/Os and control pins		+/-25	

4.3 Electrical characteristics

4.3.1 Operating conditions

Symbol	Parameter	Condition	Min.	Max.	Unit
F _{HCLK}	Internal AHB clock frequency			144	MHz
F _{PCLK1}	Internal APB1 clock frequency			144	MHz
FPCLK2	Internal APB2 clock frequency			144	MHz
V _{DD}	Standard operating voltage		2.4	3.6	V
		Use USB	3.0	3.6	
V _{I/O}	Output voltage on most I/O pins	$V_{I\!/\!O}$ cannot be more than V_{DD}	2.4	3.6	V
V _{DDA}	Analog operating voltage (ADC is not used) Analog operating voltage (ADC is used)	V_{DDA} must be the same as $V_{I/O}$, V_{REF+} cannot be higher than V_{DDA} , V_{REF-} is equal to $V_{SS.}$	2.4	3.6	V
V _{BAT} ⁽¹⁾	Backup operating voltage	Cannot be more than V _{DD}	1.8	3.6	V
T _A	Ambient temperature		-40	85	°C
TJ	Junction temperature range		-40	85	°C

Table 4-2 General	operating	conditions
	operating	contantionis

Note: 1. The connection line from the battery to V_{BAT} *should be as short as possible.*

Symbol	Parameter	Condition	Min.	Max.	Unit
t _{VDD}	V _{DD} rise time rate		0	∞	us/V
	V _{DD} fall time rate		30	x	
4.3.2 Embedded reset and power control block characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
		PLS[2:0] = 000 (rising edge)		2.39		V
		PLS[2:0] = 000 (falling edge)		2.31		V
		PLS[2:0] = 001 (rising edge)		2.56		V
		PLS[2:0] = 001 (falling edge)		2.48		V
		PLS[2:0] = 010 (rising edge)		2.65		V
		PLS[2:0] = 010 (falling edge)		2.57		V
		PLS[2:0] = 011 (rising edge)		2.78		V
V _{PVD} ⁽¹⁾	Programmable voltage	PLS[2:0] = 011 (falling edge)		2.69		V
V PVD(")	detector level selection	PLS[2:0] = 100 (rising edge)		2.89		V
		PLS[2:0] = 100 (falling edge)		2.81		V
		PLS[2:0] = 101 (rising edge)		3.05		V
		PLS[2:0] = 101 (falling edge)		2.96		V
		PLS[2:0] = 110 (rising edge)		3.17		V
		PLS[2:0] = 110 (falling edge)		3.08		V
		PLS[2:0] = 111 (rising edge)		3.31		V
		PLS[2:0] = 111 (falling edge)		3.21		V
V _{PVDhyst}	PVD hysteresis			0.08		V
V	Power-on/power-down	Rising edge	1.9	2.2	2.4	V
V _{POR/PDR}	reset threshold	Falling edge	1.9	2.2	2.4	V
V _{PDRhyst}	PDR hysteresis			20		mV
to emprover -	Power on reset		24	28	30	mS
t _{rsttempo}	Other resets		8	10	30	1115

Table 4-4 Reset and voltage monitor (For PDR, select high threshold gear)

Note: 1. Normal temperature test value.

4.3.3 Embedded reference voltage

Table 4-5 Embedded reference voltage

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{REFINT}	Internal reference voltage	$T_A = -40^{\circ}C \sim 85^{\circ}C$	1.17	1.2	1.23	V
	ADC sampling time when					
$T_{S_vrefint}$	reading the internal				17.1	us
	reference voltage					

4.3.4 Supply current characteristics

Current consumption is a comprehensive index of a variety of parameters and factors. These parameters and factors include operating voltage, ambient temperature, I/O pin load, the software configuration of the product, the operating frequency, flip rate of the I/O pin, the location of the program in memory and the executed code, etc. The current consumption measurement method is as follows:

Figure 4-2 Current consumption measurement



The microcontroller is in the following conditions:

Under normal temperature conditions and when $V_{DD} = 3.3V$, all I/O ports are configured with pull-up inputs, only one of HSE and HIS is enabled, HSE=8M, HIS=8M (calibrated), $F_{PLCK1}=F_{HCLK}/2$, $F_{PLCK2}=F_{HCLK}$, PLL is enabled when FHCLK>8MHz. Enable or disable the power consumption of all peripheral clocks.

Table 4-6-1 Typical current consumption in Run mode, the data processing code runs from the internal Flash (V203)

(V203)							
Symbol	Parameter	Condition		Ty All peripherals enabled	7p. All peripherals disabled ⁽²⁾	Unit	
I _{DD} ⁽¹⁾	Supply current in Run mode	External clock Runs on the high- speed internal RC oscillator (HSI). Uses AHB prescaler to reduce the frequency.	$F_{HCLK} = 144MHz \\ F_{HCLK} = 72MHz \\ F_{HCLK} = 48MHz \\ F_{HCLK} = 36MHz \\ F_{HCLK} = 24MHz \\ F_{HCLK} = 16MHz \\ F_{HCLK} = 8MHz \\ F_{HCLK} = 4MHz \\ F_{HCLK} = 144MHz \\ F_{HCLK} = 72MHz \\ F_{HCLK} = 48MHz \\ F_{HCLK} = 36MHz \\ F_{HCLK} = 24MHz \\ F_{HCLK} = 16MHz \\ F_{HCLK} = 8MHz \\ F_{HCLK} = 8MHz \\ F_{HCLK} = 500KHz \\ F_$	12.08 6.43 4.51 4.12 2.72 2.18 1.21 0.92 0.65 11.72 6.02 4.13 3.31 2.23 1.68 0.56 0.56 0.31	8.24 4.43 3.18 2.98 1.95 1.68 0.99 0.80 0.64 7.44 3.86 2.69 2.25 1.53 1.18 0.63 0.45 0.29	mA	

Note: 1. The above are measured parameters.

2. During the test, the clocks of USART1 and GPIOA are not disabled when all peripheral clocks are disabled.

(V205RD10)							
				Ту	νp.		
Symbol	Parameter	Condition		All peripherals	All peripherals	Unit	
				enabled	disabled ⁽²⁾		
			$F_{HCLK} = 144 MHz$	21.37	16.77		
			$F_{HCLK} = 72 MHz$	10.91	8.73		
			$F_{HCLK} = 48 MHz$	7.58	6.16		
			$F_{HCLK} = 36 MHz$	6.49	5.29		
		rent in n mode Runs on the high-	$F_{HCLK} = 24 MHz$	4.59	3.61		
			$F_{HCLK} = 16 MHz$	3.13	2.59		
			$F_{HCLK} = 8MHz$	2.0	1.71		
	Course las		$F_{HCLK} = 4MHz$	1.42	1.28		
$I_{DD}^{(1)}$	Supply		$F_{HCLK} = 500 KHz$	1.0	0.95	mA	
IDD	Run mode		$F_{HCLK} = 144 MHz$	20.75	16.27	IIIA	
	Kull Illoue		$F_{\text{HCLK}} = 72 M H z$	10.74	8.53		
			$F_{HCLK} = 48 MHz$	7.42	5.98		
		speed internal RC	$F_{HCLK} = 36 MHz$	5.96	5.05		
		oscillator (HSI).	$F_{HCLK} = 24 MHz$	4.62	3.41		
		Uses AHB prescaler to reduce the	$F_{HCLK} = 16 MHz$	3.03	2.49		
		frequency.	$F_{HCLK} = 8MHz$	1.66	1.42		
		nequency.	$F_{HCLK} = 4MHz$	1.11	1.0		
			$F_{HCLK} = 500 KHz$	0.63	0.62		

Table 4-6-2 Typical current consumption in Run mode, the data processing code runs from the internal Flash
(V203RBT6)

Note: 1. The above are measured parameters.

2. During the test, the clocks of USART1 and GPIOA are not disabled when all peripheral clocks are disabled.

Table 4-7-1 Typical current consumption in Sleep mode, data processing code runs from internal Flash or
SRAM (V203)

					νp.	
Symbol	Parameter	Condition		All peripherals	All peripherals	Unit
				enabled	disabled ⁽²⁾	
			$F_{\rm HCLK} = 144 MHz$	7.37	3.05	
			$F_{\text{HCLK}} = 72 M H z$	4.0	1.88	
	Supply current		$F_{HCLK} = 48 MHz$	2.9	1.7	
	in Sleep mode		$F_{HCLK} = 36 MHz$	2.9	1.48	
	(In this case,	External clock	$F_{HCLK} = 24 MHz$	1.93	1.2	
$I_{DD}^{(1)}$	peripheral		$F_{HCLK} = 16 MHz$	1.64	1.0	mA
	power supply		$F_{HCLK} = 8MHz$	0.94	0.72	
	and clock are		$F_{HCLK} = 4MHz$	0.78	0.66	
	maintained)		$F_{HCLK} = 500 KHz$	0.63	0.62	
		Runs on the high-	$F_{HCLK} = 144 MHz$	7.1	2.72	
		speed internal	$F_{HCLK} = 72 MHz$	3.65	1.56	

RC oscil	lator	$F_{HCLK} = 48 MHz$	2.56	1.15	
(HSI).Uses A	AHB	$F_{HCLK} = 36 MHz$	2.17	1.06	
prescaler	to	$F_{HCLK} = 24 MHz$	1.46	0.76	
reduce	the	$F_{HCLK} = 16 MHz$	1.2	0.68	
frequency.		$F_{HCLK} = 8MHz$	0.6	0.4	
		$F_{HCLK} = 4MHz$	0.44	0.34	
		$F_{HCLK} = 500 KHz$	0.3	0.28	

Note: 1. The above are measured parameters.

2. During the test, the clocks of USART1, GPIOA and power module are not disabled.

Table 4-7-2 Typical current consumption in Sleep mode, data processing code runs from internal Flash or
SRAM (V203RBT6)

				Ту	/p.	
Symbol	abol Parameter Condition		ion	All peripherals enabled	All peripherals disabled ⁽²⁾	Unit
I _{DD} ⁽¹⁾	Supply current in Sleep mode (In this case, peripheral power supply and clock are maintaine d)	External clock Runs on the high- speed internal RC oscillator (HSI). Uses AHB prescaler to reduce the frequency.	$F_{HCLK} = 144MHz$ $F_{HCLK} = 72MHz$ $F_{HCLK} = 48MHz$ $F_{HCLK} = 36MHz$ $F_{HCLK} = 16MHz$ $F_{HCLK} = 4MHz$ $F_{HCLK} = 500KHz$ $F_{HCLK} = 144MHz$ $F_{HCLK} = 72MHz$ $F_{HCLK} = 48MHz$ $F_{HCLK} = 144MHz$ $F_{HCLK} = 72MHz$ $F_{HCLK} = 48MHz$ $F_{HCLK} = 36MHz$ $F_{HCLK} = 16MHz$ $F_{HCLK} = 8MHz$ $F_{HCLK} = 4MHz$	enabled 8.17 4.75 3.35 3.29 2.18 1.63 1.23 1.06 0.97 7.65 4.61 3.22 2.73 1.9 1.48 0.93 0.75	disabled ⁽²⁾ 3.69 2.16 1.69 1.89 1.26 1.11 0.98 0.94 0.91 3.44 2.02 1.55 1.44 1.1 0.95 0.69 0.63	mA
			$F_{HCLK} = 500 KHz$	0.58	0.56	

Note: 1. The above are measured parameters.

2. During the test, the clocks of USART1, GPIOA and power module are not disabled.

Symbol	Parameter	Condition	Тур.	Unit
Idd	Supply current in Stop mode	Voltage regulator in Run mode, low- speed and high-speed internal RC oscillators and external oscillators off (no independent watchdog)	54	uA
		Voltage regulator in low-power mode,	9.4	

Table 4-8-1 Typica	l current consumption	in Stop and Stan	dby mode (V203)
--------------------	-----------------------	------------------	-----------------

		low-speed and high-speed internal RC		
		oscillators and external oscillators off		
		(no independent watchdog, PVD off),		
		RAM enters low-power mode		
		Low-speed internal RC oscillator and		
		independent watchdog on, all RAM	1.3	
		not powered		
		Low-speed internal RC oscillator on,		
		independent watchdog off, all RAM	1.3	
	Supply current in Standby	not powered		
	mode	LSI/LSE/RTC/IWDG off, 2K_RAM		
		powered and in low-power mode	1.16	
		LSI/LSE/RTC/IWDG off, all RAM		
		not powered	0.5	
	Backup domain supply	Low anod automal assillaton and		
I_{DD_VBAT}	current (Remove V_{DD} and	Low-speed external oscillator and RTC on	1.3	
	$V_{\text{DDA}},$ only powered by V_{BAT}			

Note: The above are measured parameters.

Symbol	Parameter	Condition	Тур.	Unit
		Voltage regulator in Run mode, low- speed and high-speed internal RC oscillators and external oscillators off (no independent watchdog)	253.4	
	Supply current in Stop mode	Voltage regulator in low-power mode, low-speed and high-speed internal RC oscillators and external oscillators off (no independent watchdog, PVD off), RAM enters low-power mode	23.8	
I _{DD}		Low-speed internal RC oscillator and independent watchdog on, all RAM not powered	1.3	uA
	Supply current in Standby	Low-speed internal RC oscillator on, independent watchdog off, all RAM not powered	1.3	
	mode	LSI/LSE/RTC/IWDG off, 32K_RAM powered and in low-power mode	2.18	
		LSI/LSE/RTC/IWDG off, 2K_RAM powered and in low-power mode	0.86	

Table 4-8-2 Typical current consumption in Stop and Standby mode (V203RBT6)

		LSI/LSE/RTC/IWDG off, all RAM not powered	0.7	
Idd_vbat	$\begin{array}{llllllllllllllllllllllllllllllllllll$	Low-speed external oscillator and	1.23	

Note: The above are measured parameters.

4.3.5 External clock source characteristics

Table 4-9 From external high	-speed clock
fuole i j ffom external mgn	Speed clock

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Б	Enternal algolt frequency		3	8	25	MHz
F_{HSE_ext}	External clock frequency	Applied for V203RBT6		32		MHZ
V _{HSEH} ⁽¹⁾	OSC_IN input pin high level		0.8V _{I/O}		V _{IO}	V
	voltage		0.0 V 1/0		V IO	v
$V_{HSEL}^{(1)}$	OSC_IN input pin low-level		0		$0.2 V_{10}$	V
V HSEL	voltage		0		0.2 V 10	v
C _{in(HSE)}	OSC_IN input capacitance			5		pF
DuCy(HSE)	Duty cycle			50		%
I_L	OSC_IN input leakage current				±1	uA

Note: 1. Failure to meet this condition may cause level recognition error.





Table 4-10 From external	low-speed clock
--------------------------	-----------------

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
F_{LSE_ext}	User external clock frequency			32.768	1000	KHz	
V _{LSEH}	OSC32_IN input pin high level voltage		$0.8 \mathrm{V_{DD}}$		V _{DD}	V	
V _{LSEL}	OSC32_IN input pin low voltage		0		$0.2 V_{DD}$	V	
Cin(LSE)	OSC32_IN input capacitance			5		pF	
DuCy _(LSE)	Duty cycle			50		%	
I_L	OSC32_IN input leakage current				±1	uA	

Figure 4-4 External low-frequency clock source circuit



Table 4-11 High-speed external clock generated from a crystal/ceramic resonator

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F	Deservator fraguency		3	8	25	MHz
Fosc_in	Resonator frequency	Applied for V203RBT6		32(2)		MILIZ
R _F	Feedback resistance			250		kΩ
	Recommended load					
С	capacitance and corresponding	$R_{S}=60\Omega^{(1)}$		20		pF
	crystal series impedance RS					
I ₂	HSE drive current	$V_{DD} = 3.3V$, 20p load		0.53		mA
g _m	Oscillator transconductance	Startup		17.5		mA/V
$t_{\rm SU(HSE)}$	Startup time	V_{DD} is stable, 8M crystal		2.5		ms

Note 1: It is recommended that the ESR of 25M crystal should not exceed 60 Ω , and it can be relaxed if it is lower than 25M.

2. No external load capacitor is required.

Circuit reference design and requirements:

The load capacitance of the crystal is subject to the recommendation of the crystal manufacturer, generally $C_{L1}=C_{L2}$.

For CH32V203RB, they are connected with external 32M crystals, and they have built-in load capacitor, so the external circuit is not necessary.

Figure 4-5 Typica	l circuit of external	8M crystal
-------------------	-----------------------	------------



Table 4-12 Low-speed external clock generated by generated from a crystal/ceramic resonator

(f_{LSE}=32.768KHz)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
R _F	Feedback resistance			5		MΩ
С	Recommended load capacitance and corresponding crystal serial impedance Rs				15	pF

i_2	LSE drive current	VDD = 3.3V	0.35	uA
g_m	Oscillator transconductance	Startup	25.3	uA/V
t _{SU(LS}	Startup time	VDD is stable	800	mS

Circuit reference design and requirements:

The load capacitance of the crystal is subject to the recommendation of the crystal manufacturer, usually $C_{L1}=C_{L2}$, which is about 12pF.





Note: The load capacitance C_L is calculated by the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$. is the capacitance of the pin and the PCB board or PCB-related capacitance. Its typical value is between 2pF and 7pF.

4.3.6 Internal clock source characteristics

Table 4-13 Internal high-speed (HSI) RC oscillator characteristics

	- 8	- · · ·		_		•
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F _{HSI}	Frequency (after calibration)			8		MHz
DuCy _{HSI}	Duty cycle		45	50	55	%
ACC _{HSI}	Accuracy of HSI oscillator (after	$TA = 0^{\circ}C \sim 70^{\circ}C$	-1.0		1.6	%
ACCHSI	calibration)	$TA = -40^{\circ}C \sim 85^{\circ}C$	-2.2		2.2	%
t	HSI oscillator startup stabilization			10		110
t _{SU(HSI)}	time					us
I _{DD(HSI)}	HSI oscillator power consumption		120	180	270	uA

Table 4-14 Internal low-speed (LSI) RC oscillator characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
			25	39	60	
F_{LSI}	Frequency	applied for V203RBT6	25	32	45	KHz
DuCy _{LSI}	Duty cycle		45	50	55	%
t _{SU(LSI)}	LSI oscillator startup stabilization time			100		us
I _{DD(LSI)}	LSI oscillator power consumption			0.6		uA

4.3.7 PLL characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F _{PLL_IN}	DI L'annut alcola		3	8	25	MIL
	PLL input clock	applied for V203RBT6	4	8	25	MHz
	PLL input clock duty cycle		40		60	%
F _{PLL_OUT}	PLL multiplier output clock		18		144 ⁽¹⁾	MIL
		applied for V203RBT6	40		240 ⁽¹⁾	MHz
t _{LOCK}	PLL lock time				200	us

Table 4-15 PLL characteristics

Note 1: The frequency multiplier must be selected to meet the PLL output frequency range.

4.3.8 Wakeup time from low-power mode

Table 4-16-1 W	Vakeup time from	low-power mode	$^{(1)}(V203x)$
----------------	------------------	----------------	-----------------

Symbol	Parameter	Condition	Тур.	Unit
t _{wusleep}	Wakeup from Sleep mode	Wake up using HSI RC clock	1.44	us
twustop	Wakeup from Stop mode (voltage regulator is in Run mode)	Wake on HSI RC clock	22.87	us
	Wakeup from Stop mode (voltage regulator is in low-power mode)	Voltage regulator wake-up time from low-power mode + HSI RC clock wake up	75.53	us
t _{WUSTDBY}	Wakeup from Standby mode	LDO stabilization time + HSI RC clock wake up + code load time ⁽²⁾	4.82	ms

Note: 1. The above parameters are measured parameters.

2. The code load time is calculated based on the current zero-wait area capacity configured by the chip and the size of the loading configuration clock.

Symbol	Parameter	Condition	Тур.	Unit
t _{wusleep}	Wakeup from Sleep mode	Wake up using HSI RC clock	2.6	us
	Wakeup from Stop mode (voltage regulator is in Run mode)	Wake on HSI RC clock	23.1	us
t _{wustop}	Wakeup from Stop mode (voltage regulator is in low-power mode)	Voltage regulator wakeup time from low-power mode + HSI RC clock wake up	299	us
twustdby	Wakeup from Standby mode	LDO stabilization time + HSI RC clock wake up + code load time ⁽²⁾ (take 128K as example)	5.0	ms

Table 4-16-2 Wakeup time from low-power mode⁽¹⁾ (V203RBT6)

Note: 1. The above parameters are measured parameters.

2. The code load time is calculated based on the current zero-wait area capacity configured by the chip and the size of the loading configuration clock.

4.3.9 Memory characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F _{prog}	Programming frequency ⁽¹⁾	$T_A = -40^{\circ}C \sim 85^{\circ}C$			60	MHz
t _{prog_page}	Page (256 bytes) programming time	$T_A = -40^{\circ}C \sim 85^{\circ}C$		2		ms
t _{erase_page}	Page (256 bytes) erase time	$T_A = -40^{\circ}C \sim 85^{\circ}C$		16		ms
t _{erase_sec}	Sector (4K bytes) erase time	$T_A = -40^{\circ}C \sim 85^{\circ}C$		16		ms
V _{prog}	Programming voltage		2.4		3.6	V

Table 4-17 Flash memory characteristics

Note: 1. For the programming frequency of flash, read operation, program operation and erase operation are included. The clock is from HCLK.

Table 4-18 Flash memory endurance and data retention

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
N _{END}	Endurance	$T_A = 25^{\circ}C$	10K	80K ⁽¹⁾		times
t _{RET}	Data retention		20			year

Note: The endurance parameter is actual measured, which is not guaranteed.

4.3.10 I/O port characteristics

Table 4-19 General-purpose I/O static characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
N/	Standard I/O pin, input high level voltage		0.41*(V _{DD} - 1.8)+1.3		V _{DD} +0.3	V
V _{IH}	FT I/O pin, input high level voltage		0.42*(V _{DD} - 1.8)+1		5.5	V
V-	Standard I/O pin, input low-level voltage		-0.3		0.28*(V _{DD} - 1.8)+0.6	V
V _{IL}	FT I/O pin, input low-level voltage		-0.3		0.32*(V _{DD} - 1.8)+0.55	V
V	Standard I/O pin Schmitt trigger voltage hysteresis		150			mV
V _{hys}	FT I/O pin Schmitt trigger voltage hysteresis		90			III v
I _{lkg}	Input leakage current	Standard I/O port FT I/O port			1 3	uA
R_{PU}	Weak pull-up equivalent resistance		30	40	50	kΩ
R _{PD}	Weak pull-down equivalent resistance		30	40	50	kΩ
C _{IO}	I/O pin capacitance			5		pF

Output drive current characteristics

GPIO (General-Purpose Input/Output Port) can sink or output up to ± 8 mA current, and sink or output ± 20 mA current (not strictly to V_{OL}/V_{OH}). In user applications, the total driving current of all I/O pins cannot exceed the absolute maximum ratings given in Section 4.2:

Symbol	Parameter	Condition	Min.	Max.	Unit
V _{OL}	Output low level when 8 pins are sunk	TTL port, $I_{IO} = +8mA$		0.4	V
V _{OH}	Output high level when 8 pins are sourced	$2.7V < V_{DD} < 3.6V$	V _{DD} -0.4		v
V _{OL}	Output low level when 8 pins are sunk	CMOS port, $I_{IO} = +8mA$		0.4	V
V _{OH}	Output high level when 8 pins are sourced	$2.7V < V_{DD} < 3.6V$	2.3		v
V _{OL}	Output low level when 8 pins are sunk	$I_{IO} = +20 \text{mA}$		1.3	V
V _{OH}	Output high level when 8 pins are sourced	$2.7V < V_{DD} < 3.6V$	V _{DD} -1.3		v
Vol	Output low level when 8 pins are sunk	$I_{IO} = +6mA$		0.4	V
V _{OH}	Output high level when 8 pins are sourced	$2.4V \le V_{DD} \le 2.7V$	V _{DD} -1.3		v

Table 4-20 Output voltage characteristics

Note: In the above conditions, if multiple I/O pins are driven at the same time, the total current cannot exceed the absolute maximum ratings given in Table 4.2. In addition, when multiple I/O pins are driven at the same time, the current on the power/ground point is very large, which will cause the voltage drop to make the internal I/O voltage not reach the power supply voltage in the table, resulting in the drive current being less than the nominal value.

MODEx[1:0] configuration	Symbol	Parameter	Condition	Min.	Max.	Unit
10	Fmax(I/O)out	Maximum frequency	CL=50pF,V _{DD} =2.7-3.6V		2	MHz
10 (2MHz)	t _{f(I/O)out}	Output high to low fall time	CI = 50 mEV = 2.7.2 eV		125	ns
(2MHZ)	t _{r(I/O)out}	Output low to high rise time	CL=50pF,V _{DD} =2.7-3.6V		125	ns
01 (10MHz)	Fmax(I/O)out	Maximum frequency	CL=50pF,V _{DD} =2.7-3.6V		10	MHz
	t _{f(I/O)out}	Output high to low fall time	CI = 50 mEV = 2.7.2 eV		25	ns
	t _{r(I/O)out}	Output low to high rise time	CL=50pF,V _{DD} =2.7-3.6V		25	ns
	F _{max(I/O)out}	F _{max(I/O)out} Maximum frequency	CL=30pF,V _{DD} =2.7-3.6V		50	MHz
			CL=50pF,V _{DD} =2.7-3.6V		30	MHz
11			CL=30pF,V _{DD} =2.7-3.6V		20	ns
(50MHz)	t _{f(I/O)out}	Output high to low fall time	CL=50pF,V _{DD} =2.7-3.6V		5	ns
	4		CL=30pF,V _{DD} =2.7-3.6V		8	ns
	t _{r(I/O)out}	Output low to high rise time	CL=50pF,V _{DD} =2.7-3.6V		12	ns
		The EXTI controller detects				
	$t_{\rm EXTIpw}$	the pulse width of the external signal		10		ns

Table 4-21 Input/output AC characteristics

4.3.11 NRST pin characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{IL(NRST)}	NRST input lov voltage	w-level	-0.3		0.28*(V _{DD} -1.8)+0.6	V
V _{IH(NRST)}	NRST input hig voltage	çh-level	0.41*(V _{DD} -1.8)+1.3		V _{DD} +0.3	V
V _{hys(NRST)}	NRST Schmitt T	Trigger	150			mV

	voltage hysteresis				
R _{PU} ⁽¹⁾	Weak pull-up equivalent resistance	30	40	50	kΩ
V _{F(NRST)}	NRST input filtered pulse width			100	ns
V _{NF(NRST)}	NRST input not filtered pulse width	300			ns

Note: 1. The pull-up resistor is a real resistor in series with a switchable PMOS implementation. The resistance of this PMOS/NMOS switch is very small (approximately 10%).

Circuit reference design and requirements:

```
Figure 4-7 Typical circuit of external reset pin
```



4.3.12 TIM timer characteristics

Table 4-23 TIMx characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
t	Timer reference clock		1		t _{TIMxCLK}
t _{res(TIM)}	Timer reference clock	$f_{TIMxCLK} = 72MHz$	13.9		ns
F	Timer external clock frequency on		0	$f_{\text{TIMxCLK}}/2$	MHz
F _{EXT}	CH1 to CH4	$f_{TIMxCLK} = 72MHz$	0	36	MHz
R _{esTIM}	Timer resolution			16	bit
t	16-bit counter clock cycle when the		1	65536	t _{TIMxCLK}
t _{COUNTER}	internal clock is selected	$f_{TIMxCLK} = 72MHz$	0.0139	910	us
4	Maximum passible count			65535	t _{TIMxCLK}
t _{MAX_COUNT}	Maximum possible count	$f_{TIMxCLK} = 72MHz$		59.6	S

4.3.13 I2C interface characteristics





Symph of	Denometer	Standa	rd I2C	Fast I2C		I.L.:4
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tw(SCKL)	SCL clock low time	4.7		1.2		us
$t_{\rm w(SCKH)}$	SCL clock high time	4.0		0.6		us
t _{SU(SDA)}	SDA data setup time	250		100		ns
$t_{h(SDA)}$	SDA data hold time	0		0	900	ns
$t_{r(SDA)}/t_{r(SCL)}$	SDA and SCL rise time		1000	20		ns
$t_{f(SDA)}/t_{f(SCL)}$	SDA and SCL fall time		300			ns
$t_{h(STA)}$	Start condition hold time	4.0		0.6		us
t _{SU(STA)}	Repeated start condition setup time	4.7		0.6		us
t _{SU(STO)}	Stop condition setup time	4.0		0.6		us
t _{w(STO:STA)}	Time from stop condition to start condition (bus free)	4.7		1.2		us
C _b	Capacitive load for each bus		400		400	pF

4.3.14 SPI interface characteristics







Figure 4-10 SPI timing diagram in Slave mode (CPHA=0)





Table 4-25 SPI interface characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
£ /4	SDL ala alt fragman ar	Master mode		36	MHz
f_{SCK}/t_{SCK}	SPI clock frequency	Slave mode		36	MHz
$t_{r(SCK)}/t_{f(SCK)}$	SPI clock rise and fall time	Load capacitance:C = 30pF		20	ns
t _{SU(NSS)}	NSS setup time	Slave mode	$2t_{PCLK}$		ns
t _{h(NSS)}	NSS hold time	Slave mode	$2t_{PCLK}$		ns
t /t	SCV high and law time	Master mode, $f_{PCLK} = 36MHz$,	40	60	ns
$t_{w(SCKH)}/t_{w(SCKL)}$	SCK high and low time	Prescaler factor $= 4$	40	00	
t _{SU(MI)}	Data input setup time	Master mode	5		ns

t _{SU(SI)}		Slave mode	5		ns
t _{h(MI)}	Data imput hald time	Master mode	5		ns
t _{h(SI)}	 Data input hold time 	Slave mode	4		ns
t _{a(SO)}	Data output access time	Slave mode, $f_{PCLK} = 20MHz$	0	1t _{PCLK}	ns
t _{dis(SO)}	Data output disable time	Slave mode	0	10	ns
t _{V(SO)}	Data autout valid time	Slave mode (After enable edge)		25	ns
t _{V(MO)}	 Data output valid time 	Master mode (After enable edge)		5	ns
t _{h(SO)}	Data autraut hald times	Slave mode (After enable edge)	15		ns
t _{h(MO)}	 Data output hold time 	Master mode (After enable edge)	0		ns

4.3.15 USB interface characteristics

Table 4-26 USB characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
V _{DD}	USB operating voltage		3.0	3.6	V
V _{SE}	Single-ended receiver threshold	$V_{DD} = 3.3V$	1.2	1.9	V
V _{OL}	Static output low level			0.3	V
V _{OH}	Static output high level		2.8	3.6	V
V _{HSSQ}	High-speed suppression information detection threshold		100	150	mV
V _{HSDSC}	High-speed disconnection detection threshold		500	625	mV
V _{HSOI}	High-speed idle level		-10	10	mV
V _{HSOH}	High-speed data high level		360	440	mV
V _{HSOL}	High-speed data low level		-10	10	mV

4.3.16 12-bit ADC characteristics

Table 4-27 ADC characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{DDA}	Supply voltage		2.4		3.6	V
V _{REF+}	Positive reference voltage	V_{REF^+} cannot be more than V_{DDA}	2.4		V _{DDA}	V
I _{VREF}	Reference current			160	220	uA
I _{DDA}	Supply current			480	530	uA
$\mathbf{f}_{\mathrm{ADC}}$	ADC clock frequency				14	MHz
$\mathbf{f}_{\mathbf{S}}$	Sampling rate		0.05		1	MHz
f _{TRIG}	External trigger frequency				16	$1/f_{ADC}$
V _{AIN}	Conversion voltage range		0		V _{REF+}	V
R _{AIN}	External input impedance				50	kΩ
R _{ADC}	Sampling switch resistance			0.6	1	kΩ
C _{ADC}	Internal sample and hold capacitor			8		pF

t _{CAL}	Calibration time		100		$1/f_{ADC}$
t _{Iat}	Injected trigger conversion latency			2	$1/f_{ADC}$
t_{Iatr}	Regular trigger conversion latency			2	$1/f_{ADC}$
ts	Sampling time	1.5		239.5	$1/f_{ADC}$
t _{STAB}	Power-on time			1	us
t _{CONV}	Total conversion time (including sampling time)	14		252	1/f _{ADC}

Note: Above parameters are guaranteed by design.

Formula: Maximum RAIN

$$R_{AIN} < \frac{Ts}{f_{ADC} \times C_{ADC} \times \ln 2^{N+2}} - R_{ADC}$$

The above formula is used to determine the maximum external impedance so that the error can be less than 1/4 LSB. Where N=12 (representing 12-bit resolution).

T _S (cycle)	t _s (us)	Maximum $R_{AIN}(k\Omega)$						
1.5	0.11	0.4						
7.5	0.54	5.9						
13.5	0.96	11.4						
28.5	2.04	25.2						
41.5	2.96	37.2						
55.5	3.96	50						
71.5	5.11	Invalid						
239.5	17.1	Invalid						

Table 4-28 Maximum RAIN when $f_{ADC} = 14$ MHz

Table 4-29 ADC error

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
EO	Offset error	$f_{PCLK2} = 56 \text{ MHz},$		±2		
ED	Differential nonlinearity error	$f_{ADC} = 14 \text{ MHz},$		±0.5	±3	LSB
EL	Integral nonlinearity error	$R_{AIN} < 10 \text{ k}\Omega,$ $V_{DDA} = 3.3 \text{ V}$		±1	±4	LSD

 C_p represents the parasitic capacitance on the PCB and the pad (about 5pF), which may be related to the quality of the pad and PCB layout. A larger C_p value will reduce the conversion accuracy, the solution is to reduce the f_{ADC} value.

Figure 4-12 ADC typical connection diagram



Figure 4-13 Analog power supply and decoupling circuit reference



4.3.17 Temperature sensor characteristics

Table 4-30 Temperature sensor characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
R _{TS}	Measurement range of temperature sensor		-40		85	°C
A _{TSC}	Measurement range of temperature sensor after software calibration			±12		°C
Avg_Slope	Average slope (negative temperature coefficient)		3.8	4.3	4.7	mV/°C
V ₂₅	Voltage at 25°C		1.34	1.40	1.46	V
T_{S_temp}	ADC sampling time when reading temperature	$f_{ADC} = 14 MHz$			17.1	us

4.3.18 OPA characteristics

Table 4-31 OPA characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{DDA}	Supply voltage		2.4	3.3	3.6	V
C _{MIR}	Common mode input voltage		0		V_{DDA} -0.9	V
VIOFFSET	Input offset voltage			1.5	6	mV
I _{LOAD}	Drive current				600	uA
I _{DDOPAMP}	Current consumption	No load, static mode		195		uA
C _{MRR} ⁽¹⁾	Common mode rejection ratio	@1KHz		96		dB
P _{SRR} ⁽¹⁾	Power supply rejection ratio	@1KHz		86		dB

$A_{V}^{(1)}$	Open loop gain	C _{LOAD} =5pF		136		dB	
$G_{BW}^{(1)}$	Unit gain bandwidth	C _{LOAD} =5pF		19		MHz	
P _M ⁽¹⁾	Phase margin	C _{LOAD} =5pF		93			
$S_R^{(1)}$	Slew rate limited	C _{LOAD} =5pF		8		V/us	
t _{WAKUP} ⁽¹⁾	Setup time from shutdown to wake up, 0.1%	Input V _{DDA} /2, C _{LOAD} =5pF,R _{LOAD} =4kΩ			368	ns	
R _{LOAD}	Resistive load		4			kΩ	
CLOAD	Capacitive load				50	pF	
V _{OHSAT} ⁽²⁾	High saturation output voltage	$\begin{array}{ll} R_{LOAD}\!\!=\!\!4k\Omega, & \text{input} \\ V_{DDA} \end{array}$	V _{DDA} -45			mV	
		$\begin{array}{ll} R_{\text{LOAD}}{=}20k\Omega, & \text{ input} \\ V_{\text{DDA}} \end{array}$	V _{DDA} -10				
V _{OLSAT} ⁽²⁾	Low saturation output voltage	$R_{LOAD}=4k\Omega$, input 0			0.5	mV	
EN ⁽¹⁾	Equivalent input voltage noise	$\begin{array}{l} R_{\text{LOAD}} = 20 \text{k}\Omega, \text{ input } 0 \\ R_{\text{LOAD}} = 4 \text{k}\Omega, @1 \text{KHz} \end{array}$		83	0.3	nv	
	Equivalent input voltage noise	$R_{LOAD}=4k\Omega,@10KHz$		42		\sqrt{Hz}	

Note: 1. The source simulation is not a real measurement.

2. The load current limits the saturated output voltage.

Chapter 5 Package	and ordering	information
--------------------------	--------------	-------------

Packages

Part No.	Package	Body size	Lead pitch	Description	Packing type	
CH32V203F6P6	TSSOP20	4.4*6.5mm	0.65mm	Thin shrink small outline 20-pin patch	Tube	
CH32V203F8P6	TSSOP20	4.4*6.5mm	0.65mm	Thin shrink small outline 20-pin patch	Tube	
CH32V203F8U6	QFN20X3	3*3mm	0.4mm	Quad no-lead 20-pin	Tray	
CH32V203G6U6	QFN28X4	4*4mm	0.4mm	Quad no-lead 28-pin	Tray	
CH32V203G8R6	QSOP28	3.9*9.9mm	0.635mm	28-pin patch	Tube	
CH32V203K6T6	LQFP32	7*7mm	0.8mm	LQFP32 (7*7) patch	Tray	
CH32V203K8T6	LQFP32	7*7mm	0.8mm	LQFP32 (7*7) patch	Tray	
CH32V203C6T6	LQFP48	7*7mm	0.5mm	LQFP48 (7*7) patch	Tray	
CH32V203C8T6	LQFP48	7*7mm	0.5mm	LQFP48 (7*7) patch	Tray	
CH32V203C8U6	QFN48X7	7*7mm	0.5mm	Quad no-lead 48-pin	Tray	
CH32V203RBT6	LQFP64M	10*10mm	0.5mm	LQFP64M (10*10) patch	Tray	

Note: 1. *The packing type of QFP/QFN is usually tray. Please confirm with the packaging factory for specific part number.*

2. Size of tray: The size of Tray is generally a uniform size (322.6*135.9*7.62). There are differences in the size of the restriction holes for different package types, and there are differences between different packaging factories for tubes, please confirm with the manufacturer for details.

Note: All dimensions are in millimeters. The pin center spacing values are nominal values, with no error. Other than that, the dimensional error is not greater than the greater of ± 0.2 mm or 10%.



Figure 5-1 TSSOP20 package





Figure 5-4 QFN48X7 package





0.15





Figure 5-8 QSOP28 package



Series product naming rules

Example:	CH32	V	3	03	R	8	Т	6
Device family								
F = ARM-based								
V = QingKe RIS	C-V-based							
Product type								
0 = QingKe V2 c	ore							
1 = M3 / QingKe	V3A core, clock sp	beed @72M						
2 = M3 / QingKe	V4B_C core, clock	speed @144M						
3 = QingKe V4F	floating-point core	, clock speed @14	4M					
Device subfamily								
03 = General-pur	•							
05 = Connectivit	y (USB high-speed	, SDIO, dual CAN	[)					
07 = Interconnec	tivity (USB high-sp	beed, dual CAN, E	thernet, DVP,	, SDIO,	FSMC)			
08 = Wireless (B	LE5.3, CAN, USB	, Ethernet)						
Pin count								
J = 8 pins	A = 16 pins	F = 20 pins						
G = 28 pins	K = 32 pins	T = 36 pins						
C = 48 pins	R = 64 pins	W = 68 pins						
V = 100 pins	Z = 144 pins							
Flash memory siz								
4 = 16 Kbytes of								
6 = 32 Kbytes of	•							
8 = 64 Kbytes of Flash memory								
B = 128 Kbytes of Flash memory								
C = 256 Kbytes of	of Flash memory							
Package								
T = LQFP								
	= QSOP							
P = TSSOP M	I = SOP							
_								
Temperature rang								
	C (industrial-grade)							
$7 = -40^{\circ} \mathrm{C} \sim 105^{\circ}$	C (automotive-grad	le 2)						

 $3 = -40^{\circ}C \sim 125^{\circ}C$ (automotive-grade 1)

 $D = -40^{\circ}C \sim 150^{\circ}C$ (automotive-grade 1) $D = -40^{\circ}C \sim 150^{\circ}C$ (automotive-grade 0)