

# CH32F103 Datasheet

## Overview

The CH32F1 is an industrial-grade general microcontroller based on 32-bit ARM<sup>®</sup>Cortex<sup>TM</sup>-M3 core. The CH32F1 is equipped with clock security system, multi-level power management, general DMA controller and so on.

Especially, the CH32F1 provides 2 USB2.0 controllers. One of the controllers supports USB host/device integrated (low/full speed), multi-channel capacitive Touchkey detection (TKey) function and a 12-bit DAC module. The CH32F1 also provides abundant peripheral sources, such as multi-channel 12-bit ADC module, multiple timers, CAN communication controller, I2C/USART/SPI interface, etc., to meet various needs in the industrial, medical, consumer and other markets.

## Features

- Core:
- 32-bit ARM Cortex-M3 core
- Up to 72 MHz system clock frequency
- Single-cycle multiplication and hardware division
- Interrupt technology, Fault process mechanisl

### • Memory:

- 20 KB volatile data memory, SRAM
- 64 KB user application program memory, CodeFlash
- 3.75 KB system bootloader memory, BootLoader
- 128 B system non-volatile configuration memory
- 128 B custom information memory

## • Power management and low power:

- Supply range: 2.7V to 5.5V, GPIO synchronous supply voltage
- Low-power modes: Sleep/Stop/Standby
- V<sub>BAT</sub> supply for RTC and backup register independently
- System clock, reset
- Built-in factory-trimmed 8 MHz RC oscillator
- Built-in 40 KHz RC oscillator
- Built-in PLL, optional CPU clock up to 72MHz
- External 4 to 16 MHz high-speed oscillator
- External 32.768 KHz low-speed oscillator
- Power-on/power-down reset (POR/PDR), programmable voltage detector (PVD)

• Real-time clock (RTC): 32-bit independent timer

### ~ . . . . .

- General DMA controller
- 7 channels. Support ring buffer management
- Support peripherals: Timer/ADC/DAC/USART/I2C/SPI
- 12-bit DAC
- 2-channel analog signal output
- 12-bit ADC, 1us conversion time
- Conversion range: 0 to  $V_{DDA}$
- 16 external signal channels + 2 internal signal channels
- On-chip temperature sensor
- 16-channel TouchKey detection
- 7 timers
- 3 16-bit general-purpose timers, provide up to 4 channels for input capture/output comparison /PWM/pulse counting and incremental encoder input
- A 16-bit advanced-control timer, has function of general-purpose timers, provides dead zone control and emergency brake, and provides PWM for motor control
- 2 watchdog timers (independent watchdog and window watchdog)
- System time timer: 24-bit self-increment counter

#### • 10 standard communication interfaces:

- USB2.0 FS device interface (full-speed and low-speed)
- USB2.0 FS host/device interface (full-speed and low-speed)
- 1 CAN interface (2.0B active)
- 2 I2C interfaces (support SMBus/PMBus)
- 3 USART interfaces (support ISO7816 interface, LIN, IrDA interface and modem control)
- 2 SPI interfaces (support Master and Slave modes)

#### • Fast GPIO ports

- 51 I/O ports, all mappable on 16 external interrupts

• Security features:

CRC calculation unit, 96-bit unique ID

• Debug mode:

Serial single-wire debug (SWD) interface

- Package
- LQFP64M/LQFP48/QFN48X7

## **Chapter 1 Specification information**

CH32F1 series MCU products use high-performance 32-bit ARM<sup>®</sup>Cortex<sup>TM</sup>-M3 RISC core. The highest operating frequency is 72MHz. A built-in high-speed memory is provided, and prefetching method is adopted to improve the command access speed. Multiple buses in the system structure work synchronously, providing abundant peripheral functions and enhanced I/O ports. This series of products have built-in functions such as a 12-bit ADC module, a 12-bit DAC module, 4 16-bit general-purpose timers, multi-channel capacitive touchkey detection (TKey), and also include standard communication interfaces: 2 I2C interfaces, 2 SPI interfaces, 3 USART interfaces, a CAN interface and 2 USB2.0 full-speed interfaces (full/low-speed communication).

The supply voltage range of this series of products is  $2.7V \sim 5.5V$ , and the operating temperature range is  $-40^{\circ}C \sim 85^{\circ}C$  industrial grade. They support a variety of power-saving operating modes to meet the low-power application requirements. The products in this series are different in terms of resource allocation, number of peripherals, peripheral functions, etc. You can choose according to your needs. Several packages forms are provided: LQFP64M/LQFP48/QFN48X7. It can be widely used in: motor drive and application control, medical and handheld devices, PC game peripherals and GPS platforms, programmable controllers, inverters, printers, scanners, alarm systems, video intercom, heating, ventilation and air conditioning systems, etc.

## **1.1 Comparison**

Difference	Product No.	CH32F103 C6T6	CH32F103 C8T6	CH32F103 C8U6	CH32F103 R8T6
Pin	count	48	48	48	64
Flash	n (byte)	32K	64K	64K	64K
SRAM	M (byte)	10K	20K	20K	20K
GPIO p	oort count	37	37	37	51
	General	2	3	3	3
Timer	Advanced	1	1	1	1
Timer	Watchdog	2	2	2	2
	SysTick	1	1	1	1
ADC/TKey (	(channel count)	10	10	10	16
DAC cha	annel count	2	2	2	2
	SPI	1	2	2	2
	I2C	1	2	2	2
Communication	USART	2	3	3	3
interface	CAN	1	1	1	1
	USBD 2.0FS	1	1	1	1
	USBHD 2.0FS	1	1	1	1
CPU cl	ock speed		Max:	72MHz	
Operation	ng voltage		2.7V	~5.5V	
Operating	temperature		Industrial-grad	e: -40°C~85°C	
Pao	ckage	LÇ	0FP48	QFN48X7	LQFP64M (10*10)

Table1-1 CH32F103x product resource allocation

## **1.2 System architecture**

The CH32F1 is a microcontroller based on ARM<sup>®</sup>Cortex<sup>TM</sup>-M3 core. The core, arbitration unit, DMA module and SRAM memory, etc. of the architecture interact through multiple sets of buses. The CH32F1 supports Flash access prefetch mechanism to speed up code execution. It is equipped with a general DMA controller to reduce the burden on the CPU and improve efficiency. The clock tree hierarchical management reduces the total operating power consumption of peripherals. At the same time, it also has a data protection mechanism and a clock security system protection mechanism to increase the system stability.



Figure 1-1 System architecture

## 1.3 Memory mapping



Figure 1-2 Memory address mapping

## 1.4 Clock tree

The system provides 4 sets of clock sources: high-speed internal RC oscillator (HSI), low-speed internal RC oscillator (LSI), high-speed external oscillator (HSE), and low-speed external oscillator (LSE). Among them, the system bus clock (SYSCLK) comes from a high-speed clock source or a higher clock generated by the PLL multiplier. And then AHB domain, APB1 domain, APB2 domain, timer and ADC sampling clock are configured by prescaler.

The low-speed clock source provides a clock reference for the RTC and independent watchdog.

The PLL multiplier clock provides the working clock reference of the USBD module and the USBHD module through the divider.



Figure 1-3 Clock tree block diagram

Note:

*When using USB function, HSE and PLL must be used simultaneously. The CPU clock speed must be 48MHz or 72MHz.* 

When the ADC sampling time is 1us, APB2 must be set to 14MHz or 28MHz or 56MHz.

When the system wakes up from sleep, the system automatically switches to HSI as the system clock frequency. When performing erase/program operation on Flash, HSI must be turned on.

## **1.5 Functional description**

## 1.5.1 ARM<sup>R</sup>CortexTM-M3 core

ARM Cortex<sup>TM</sup>-M3 is a 32-bit embedded processor. It provides low-cost platform, reduced pin count, low system power consumption, high computing performance and advanced interrupt system response to meet MCU requirements. Its extra code efficiency leverages the high performance of the ARM core over the memory space of typical 8- and 16-bit systems.

- Harvard architecture. Branch prediction function added, to improve pipeline processor performance play
- Interrupt tail-chaining mechanism, based on hardware, efficiency improved
- 3 low-power modes, more efficient to control power consumption
- Advanced Fault handling mechanism, debug solutions, etc.

The CH32F1 controller has a built-in ARM core, so it is compatible with most of ARM tools and software. Figure 1-1 shows the CH32F1 function block diagram.

#### 1.5.2 On-chip memory and Boot mode

The built-in 20 Kbytes of SRAM area is used to store data.

The built-in 64 Kbytes of program flash storage area (CodeFlash) is used to store user application program.

The built-in 3.75 Kbytes of system storage area (BootLoader) is used to store system guidance program (manufacture's solidified boot loading program).

In addition, 128 bytes are used to store the manufacturer's configuration word, and 128 bytes are used to store the user select word.

During the startup, one of three bootstrap modes can be selected through the boot pins (BOOT0 and BOOT1):

- Boot from the program flash memory
- Boot from the system memory
- Boot from the internal SRAM

The boot loading program is saved in the system storage area and the contents of the program flash memory storage area can be re-programmed through the USART1 and USB interfaces.

#### 1.5.3 Power supply scheme

- $V_{DD} = 2.7 \sim 5.5$ V: The  $V_{DD}$  pin supplies power to I/O pins, RC oscillator, reset module and internal voltage regulator.
- $V_{DDA} = 2.7 \sim 5.5$ V: It supplies power to the simulation part of ADC, temperature sensor and PLL.  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$  respectively.
- $V_{BAT} = 1.8 \sim 5.5$ V: When  $V_{DD}$  is turned off, (through internal power switcher), it supplied power to RTC, external 32 KHz oscillator and backup register. (Note the supply of  $V_{BAT}$ )

#### 1.5.4 Power supply supervisor

This product internally integrates a power-on reset (POR)/power-down reset (PDR) circuit, which is always in the working condition to ensure that the system works when the power supply exceeds 2.7V. When  $V_{DD}$  is lower than the set threshold ( $V_{POR/PDR}$ ), place the device in the reset state, and no external reset circuit is required.

In addition, there is a programmable voltage detector (PVD), which needs to be switched on by software to compare the voltage of  $V_{DD}/V_{DDA}$  power supply and the set threshold  $V_{PVD}$ . Open the corresponding edge interrupt of PVD. When the  $V_{DD}$  is reduced to PVD threshold or increased to PVD threshold, the interrupt notice will be received. Refer to Table 3-4 for the values of  $V_{POR/PDR}$  and  $V_{PVD}$ .

#### 1.5.5 Voltage regulator

After reset, the regulator will be automatically switched on. There are three operating modes according to the

application method.

- ON mode: The stable core power supply is provided through the normal operation
- Low power mode: After CPU enters Stop mode, you can select to operate the regulator at low power consumption
- OFF mode: When CPU enters Standby mode, the regulator is automatically switched to OFF mode, the voltage regulator output is in high impedance, and the core circuitry is powered down, inducing zero consumption.

The voltage regulator is always ON after reset. It is OFF in Standby mode, and the voltage regulator output is in high impedance.

#### 1.5.6 Low-power mode

The CH32F1 supports 3 low power modes and can reach the optimum balance under the conditions of low power, short start time and multiple wake-up events.

• Sleep mode

Enter Sleep mode by executing WFI/WFE command. In Sleep mode, only the CPU clock stops, but the power supply of all peripheral clocks is normal and the peripherals are working. This mode is the shallowest low-power mode, but can reach the fastest wake-up.

Exit conditions: Any interrupt or wake-up event.

• Stop mode

Clear the PDDS bit. Set the SLEEPDEEP bit. Reset/set the LPDS bit. Enter Stop mode by executing WFI/WFE command. In Stop mode, FLASH enters low-power mode, and LPDS bit decides whether the core part is powered down, and the RC oscillator of PLL and HSI and HSE crystal oscillator are switched off. In Stop mode, the power consumption can reach the lowest when the contents of SRAM and register are maintained not to be lost.

Exit conditions: Any external interrupt/event (EXTI signal), external reset signal on NRST, IWDG reset and a rising edge on WKUP pin. EXTI signals include one of 16 external I/O ports, PVD output, RTC clock and USB wake-up signal.

• Standby mode

Set the PDDS and SLEEPDEEP bits. Enter Standby mode by executing WFI/WFE command. The core part is powered down. The RC oscillator and HSE crystal oscillator of PLL and HSI are also switched off. The minimum power consumption can be achieved in this mode, but the system will reset after wake-up.

Exit conditions: Any external interrupt/event (EXTI signal), external reset signal on NRST, IWDG reset and a rising edge on WKUP pin. EXTI signals include one of 16 external I/O ports, PVD output, RTC clock and USB wake-up signal.

#### 1.5.7 Cyclic redundancy check (CRC) calculation unit

CRC (cyclic redundancy check) calculation unit uses a fixed polynomial generator to generate a CRC code from a 32-bit data word. In many applications, CRC based technology is used to verify the consistency of data transfer and storage. Within the scope of EN/ IEC 60335-1 standard, a method of detecting flash memory error is provided. The CRC calculation unit can be used to calculate software signature real-timely and it shall be compared with the signature generated when linking and generating the software.

#### **1.5.8** Nested vectored interrupt controller (NVIC)

The product has a built-in Nested Vectored Interrupt Controller (NVIC), which manages 44 maskable interrupt channels and 16 core interrupt channels. It has 16 programmable priority levels.

- Closely coupled NVIC, which enables low latency interrupt processing
- Vectorized interrupt design implements that vector entry address directly enters the core
- 16 nested levels, can be changed dynamically
- Enable early processing of interrupts
- Enable efficient processing of late arriving interrupts
- Support interrupt Tail-Chaining
- Provide first-time response to non-maskable interrupts
- Auto stack and resume during interrupt entry and exit, without additional instruction overhead

This module provides flexible interrupt management, with the lowest interrupt latency.

#### **1.5.9 External interrupt/event controller (EXTI)**

The external interrupt/event controller contains 20 edge detectors for generating interrupt/event requests. Each interrupt line can be configured independently to select the corresponding trigger event (rising or falling or both), and can be masked independently. The pending register maintains all interrupt request states. EXTI can detect the external signal with pulse width lower than internal APB2 clock period. Up to 51 general-purpose I/O ports can be selectively connected to 16 external interrupt lines.

#### 1.5.10 General-purpose DMA controller

Flexible general-purpose DMA can manage the high-speed data transfer from memory to memory, peripheral to memory and memory to peripheral, providing 7 channels and supporting ring buffer area management. Each channel has special hardware DMA request logic, which supports the access request of one or more peripheral devices to the memory. The access priority, transfer length, source address and destination address of transmission can be configured.

The main peripherals used in DMA include: General-purpose/advanced-control timers Timer, ADC, DAC, USART, I2C and SPI.

#### 1.5.11 Clock and startup

The system clock source HSI is on by default. After no clock is configured or reset, the internal 8MHz RC oscillator will be used as the default CPU clock, and then the external 4-16MHz clock or PLL clock can be selected. After the clock safety mode is switched on, if HSE is used as the system clock (directly or indirectly), the system clock will be automatically switched to the internal RC oscillator and HSE and PLL will be automatically turned off when the system detects the external clock failure; for the low power consumption mode of switching off the clock, the system will also automatically switch to the internal RC oscillator after wake-up. If the clock interrupt is enabled, the software can receive corresponding interrupt.

Several prescalers are used to configure AHB frequency, high-speed APB (APB2) and low-speed APB (APB1) area bus clock. Refer to Figure 1-2 Clock tree block diagram.

7

#### 1.5.12 Real-time clock (RTC) and backup register

The RTC and backup register are in the backup power supply area inside the product. When the  $V_{DD}$  is valid, the power will be supplied by the  $V_{DD}$ . Otherwise, the  $V_{BAT}$  pin will be automatically switched internally to supply the power.

RTC real-time clock is a group of 32-bit programmable counters. The time base supports 20-bit prescaler, which is used for the measurement in the long period. The clock reference source is high-speed external clock divided by 128 (HSE/128), 32.768 KHz oscillator (LSE) of external crystal or internal low-power RC oscillator (LSI). The LSE also has a backup power supply area. Therefore, when LSE is selected as RTC time base, the setting and time of RTC can remain unchanged after the system is reset or woken up from the standby mode.

The backup register includes ten 16-bit registers, which can be used to store 20 bytes of user application data. The data can be maintained and will not be reset after the standby wake-up, or when the system is reset or the power is reset. When the intrusion detection function is switched on, once the intrusion detection signal is valid, all contents in the backup register can be cleared.

#### 1.5.13 Analog-to-digital converter (ADC) and capacitive TouchKey detection (Tkey)

A 12-bit analog-to-digital converter (ADC) is embedded in the product, providing up to 16 external channels and 2 internal channels for sampling. For the programmable channel sampling time, single, continuous, scanning or intermittent modes conversion can be achieved. The analog watchdog function that allows very accurate monitoring of one or more selected channels is provided for monitoring the channel signal voltage. Supporting external event trigger conversion; the trigger sources include internal signal and external pin of on-chip timer (EXTI line 11). It supports DMA operation.

The ADC internal channel sampling includes 1-channel built-in temperature sensor sampling and 1-channel internal reference power sampling. The temperature sensor generates a voltage that varies linearly with temperature, and the power supply range is  $3.0V < V_{DDA} < 5.5V$ . The temperature sensor is internally connected to the ADC1 IN16 input channel, used to convert the output of the sensor to a digital value.

The capacitive touch key detection unit provides up to 16 detection channels and multiplexes the external channel of ADC module. The detection result is output through ADC conversion, and the state of touch key can be identified by user software.

#### **1.5.14 DAC (digital-to-analog converter)**

A 12-bit digital-to-analog converter (DAC) is embedded in the product, which supports convert 2-channel digital signal to 2-channel analog voltage signal and output. It supports external triggers for conversion, and the trigger sources include the internal signal and external pin (EXTI line 9) of the on-chip timer. It also supports triangle-wave generation, noise-wave generation and DMA capability.

#### 1.5.15 Timer

The timer consists of an advanced 16-bit timer, 3 general-purpose 16-bit timers, 2 watchdog timers and a system time base timer.

#### 1.5.15.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) is a 16-bit automatic loading counter with a programmable prescaler. In addition to the complete general timer function, it can be regarded as a three-phase PWM generator assigned to six channels, having the complementary PWM output function with dead zone insertion. The timer allows to be updated after a specified number of counter cycles for repeated counting cycle and braking function, etc. Many functions of advanced control timer are the same as those of general timer, and the internal structure is also the same. Therefore, advanced control timer can operate with TIM timer through timer link function to provide synchronization or event linking function.

#### 1.5.15.2 General-purpose timer (TIM2/3/4)

The system provides up to 3 standard timers (TIM2, TIM3 and TIM4) which can be operated synchronously. Each timer has a 16-bit auto-load increment/decrement counter, a programmable 16-bit prescaler and 4 independent channels, each of which can be used for input capture, output comparison, PWM generation and single pulse mode output.

It can also work with advanced-control timer through timer link function to provide synchronization or event linking function. In the debug mode, the counter can be frozen and the PWM output is disabled, thus switching off the switches controlled by these outputs. Any general-purpose timer can be used to generate PWM output. Each timer has its own DMA request mechanism.

These timers can also process signals from incremental encoders and digital outputs from 1 to 3 Hall sensors.

#### 1.5.15.3 Independent watchdog (IWDG)

The independent watchdog is a free running 12-bit down counter with an 8-bit prescaler. The clock is provided by an internally independent 40 KHz RC oscillator; since this RC oscillator is independent of the master clock, it can operate in stop and standby modes. IWDG completely works independently of the main program, so it can be used to reset the whole system in case of problems, or to provide timeout management for applications as a free timer. The option byte can be configured as a software or hardware boot watchdog. In the debug mode, the counter can be frozen.

#### 1.5.15.4 Window watchdog (WWDG)

The window watchdog is a 7-bit down counter and can be set to run freely. It can be used to reset the entire system in the event of a problem. It is driven by the master clock and has the function of early warning interrupt. In the debug mode, the counter can be frozen.

#### 1.5.15.5 System time base timer (SysTick)

This is a timer provided by the ARM core controller to generate SYSTICK exception (exception No. 15). It can be used in real-time operating system to provide "heartbeat" rhythm for the system. It can also be used as a standard 24-bit increment counter. It supports auto reload function and programmable clock source. When the counter reaches 0, a maskable system interrupt is generated.

#### **1.5.16 Standard communication interface**

#### 1.5.16.1 Universal synchronous asynchronous receiver transmitter (USART)

3 groups of USARTs support full duplex asynchronous communication, synchronous one-way communication,

half duplex single line communication and Lin (local Internet), and are compatible with ISO7816 smart card protocol, IrDA SIR ENDEC transfer encoder/decoder specifications, and modem (CTS/RTS hardware flow control) operation. The multi-processor communication is also supported. The fractional baud rate generator system is used. The baud rate of USART1 can be up to 4.5 Mbits/s, and baud rate of USART2/3 can be up to 2.25 Mbits/s. They support DMA operation for continuous communication.

#### 1.5.16.2 Serial peripheral interface (SPI)

2 sets of SPIs provide the master/slave operation and are switched dynamically. They support multi-master mode, full duplex or half duplex synchronous transfer, and support basic SD card and MMC mode. The clock frequency can be up to 36 MHz, clock polarity and phase are programmable, 8-bit or 16-bit data bit width can be selected, the hardware CRC generation/verification is reliable. They support DMA operation for continuous communication.

#### 1.5.16.3 I2C bus

Up to 2 I2C interfaces can work in multi-master mode and slave mode and can complete specific timing, protocol, arbitration, etc. for all I2C buses. They support standard communication speed and fast communication speed, and are compatible with SMBus2.0.

I2Cs provide 7-bit or 10-bit addressing, and support dual-slave addressing in 7-bit slave mode. The built-in hardware CRC generator/calibrator is provided. DMA operation can be used, SMBus2.0 and PMBus are supported.

#### 1.5.16.4 Controller area network (CAN)

The CAN interface supports the CAN protocols version 2.0A and 2.0B (active). The baud rate can be up to 1Mbits/s. It supports the Time Triggered Communication option. It can receive and transmit the standard frames with 11-bit identifiers, as well as receive and transmit the extended frames with 29-bit identifiers. It provides 3 transmit mailboxes, 2 receive FIFOs with three stages, and 14 scalable filter banks.

Note: USBD and CAN share a dedicated 512-byte SRAM memory to receive and transmit data. When USBD and CAN are used concurrently, USBD can only use the lower 384-byte area, to avoid access to SRAM conflicted.

#### 1.5.16.5 Universal serial bus (USB)

The product is embedded with 2 USB2.0 full-speed controllers, including a full-speed/low-speed USB device controller (USBD) and a full-speed/low-speed USB host/device controller (USBHD), which comply with USB2.0 Fullspeed Standard. USBD provides 16 configurable USB device endpoints and a set of host endpoint. It supports control/bulk/isochronous/interrupt transfer, double-buffered mechanism, USB Suspend/Resume operations, and provides standby/wake-up function. The dedicated 48 MHz clock of USBHD module is directly generated by internal main PLL divider (clock source must be HSE crystal oscillator).

#### 1.5.17 General purpose input/output (GPIO)

The system provides 4 groups of GPIO ports with 51 GPIO pins in total. Each pin can be configured as an output (push-pull or open drain), an input (with or without pull-up or pull-down) or a multiplexed peripheral

function port by software. Most GPIO pins can be shared with digital or analog multiplexed peripherals. Except for the ports with analog input function, all GPIO pins have high current carrying capacity. It provides a locking mechanism to freeze IO configuration to avoid accidental writing to I/O register.

#### 1.5.18 Serial single-wire debug interface (SWD)

The embedded ARM SW-DP interface is a serial single-wire debug interface. The SWDIO pin and the SWCLK pin are included.

## **Chapter 2 Pinouts and pin definitions**

## **2.1 Pinouts**



Figure 2-2 CH32F103Rx (LQFP64M) pinouts

## 2.2 Pin definitions

Table 2-1 CH32F103x8x6 pin definitions

	Pin No				Main		
LQFP48	QFN48X7	LQFP64M	Pin Name	Pin Type	function (after reset)	Default alternate function	Remapping function
1	1	1	V <sub>BAT</sub>	Р	V <sub>BAT</sub>		
2	2	2	PC13- TAMPER-RTC	I/O	PC13	TAMPER-RTC	
3	3	3	PC14- OSC32_IN	I/O/A	PC14	OSC32_IN	
4	4	4	PC15- OSC32_OUT	I/O/A	PC15	OSC32_OUT	
5	5	5	OSC_IN	I/A	OSC_IN		PD0
6	6	6	OSC_OUT	O/A	OSC_OUT		PD1
7	7	7	NRST	I/O	NRST		
-	-	8	PC0	I/O/A	PC0	ADC_IN10	
-	-	9	PC1	I/O/A	PC1	ADC_IN11	
-	-	10	PC2	I/O/A	PC2	ADC_IN12	
-	-	11	PC3	I/O/A	PC3	ADC_IN13	
8	8	12	V <sub>SSA</sub>	Р	V <sub>SSA</sub>		
9	9	13	V <sub>DDA</sub>	Р	V <sub>DDA</sub>		
10	10	14	PA0-WKUP	I/O/A	PA0	WKUP/USART2_CTS/ADC_IN0 /TIM2_CH1/TIM2_ETR	
11	11	15	PA1	I/O/A	PA1	USART2_RTS/ADC_IN1 /TIM2_CH2	
12	12	16	PA2	I/O/A	PA2	USART2_TX/ADC_IN2 /TIM2_CH3	
13	13	17	PA3	I/O/A	PA3	USART2_RX/ADC_IN3 /TIM2_CH4	
-	-	18	$V_{SS_4}$	Р	V <sub>SS_4</sub>		
-	-	19	$V_{DD_4}$	Р	V <sub>DD_4</sub>		
14	14	20	PA4	I/O/A	PA4	SPI1_NSS/USART2_CK /ADC_IN4/DAC_OUT1	
15	15	21	PA5	I/O/A	PA5	SPI1_SCK/ADC_IN5 /DAC_OUT2	
16	16	22	PA6	I/O/A	PA6	SPI1_MISO/ADC_IN6 /TIM3_CH1	TIM1_BKIN
17	17	23	PA7	I/O/A	PA7	SPI1_MOSI/ADC_IN7 /TIM3_CH2	TIM1_CH1N
-	-	24	PC4	I/O/A	PC4	ADC_IN14	
-	-	25	PC5	I/O/A	PC5	ADC_IN15	

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					1			
20         20         28         PB2         I/O         PB2 (BOOT)         PB2 (BOOT)           21         21         29         PB10         I/O         PB10         12C2         SCLUSART3 TX         TIM2_CH3           22         22         30         PB11         I/O         PB11         12C2_SDA/USART3_RX         TIM2_CH4           23         23         31         Vss_1         P         Vss_1         -           24         24         32         Vpop_1         P         Vpop_1         -           25         25         33         PB12         I/O         PB13         SP12_NSS/12C2_SMBA1           26         26         34         PB13         I/O         PB13         SP12_MISOUSART3_CTS           7TM1_CH1N         SP12_MISOUSART3_RTS         TIM3_CH1         -         -         37           28         26         PB14         I/O         PB15         SP12_MISOUSART3_CTS         -           29         29         H1         PA8         I/O         PC6         -         TIM3_CH1           29         29         41         PA8         I/O         PA8         USART1_CK/TM1_CH1/MC0         -	18	18	26	PB0	I/O/A	PB0	ADC_IN8/TIM3_CH3	TIM1_CH2N
20         28         PB2         I/O         BOOTI           21         21         29         PB10         I/O         PB10         IZC_SCL/USART3_TX         TIM2_CII3           21         21         23         31         Vss_1         P         Vss_1         IZC_SCL/USART3_RX         TIM2_CH4           23         23         31         Vss_1         P         Vss_1         IZC_SCL/USART3_CX         TIM2_CH4           24         24         32         Vss_1         P         Vss_1         IZC_SCL/USART3_CX         TIM2_CH4           24         32         Vss_1         P         Vss_1         IZC_SCL/USART3_CX         IZCC_SMBAI           24         24         32         Vss_1         P         Vss_1         IZCS         SPI2_NISS/IZC2_SMBAI           26         26         34         PB13         I/O         PB13         SPI2_NISS/IZC2_SMBAT3_RTS         ITIM1_CH1N           27         27         35         PB14         I/O         PB15         SPI2_MOSI/TIM1_CH3N           28         28         9         PB15         I/O         PC6         TIM3_CH1         TIM3_CH2           29         29         14         PA8	19	19	27	PB1	I/O/A	PB1	ADC_IN9/TIM3_CH4	TIM1_CH3N
22         23         30         PB11         I/O         PB11         I/C2 SDA/USART3_RX         TIM2 CH4           23         23         31         Vss 1         P         Vss 1         P         Vss 1           24         24         32         Vbb.1         P         Vss 1         P         Vss 1           25         25         33         PB12         I/O         PB12         SPI2_NSX/I2C2_SMBAI           26         26         34         PB13         I/O         PB14         SPI2_NSX/I2C2_SMBAI           27         27         35         PB14         I/O         PB14         SPI2_MSV/ISART3_CTS           28         28         36         PB15         I/O         PB15         SPI2_MOSV/TMI_CH3N           -         -         37         PC6         I/O         PC8         TIM3_CH1           -         -         38         PC7         I/O         PC7         TM3_CH3           -         -         40         PC9         I/O         PC8         TIM3_CH4           29         29         41         PA8         I/O         PA9         USART1_CK7IM1_CH4           31         31         43	20	20	28	PB2	I/O			
23         23         31 $V_{SS_{21}}$ P $V_{SS_{21}}$ P $V_{SD_{21}}$ 24         24         32 $V_{DD_{21}}$ P $V_{DD_{21}}$ SPI2_NSS/I2C2_SMBA1           25         25         33         PB12         I/O         PB12         SPI2_NSS/I2C2_SMBA1           26         26         34         PB13         I/O         PB13         SPI2_SCK/USART3_CTS           7         77         35         PB14         I/O         PB14         SPI2_MSO/USART3_RTS           7         77         35         PB15         I/O         PC6         TIM3_CH1           -         37         PC6         I/O         PC7         TM3_CH2           -         38         PC7         I/O         PC7         TM3_CH2           -         40         PC9         I/O         PC8         TIM3_CH3           30         30         42         PA9         I/O         PA9         USART1_CX/TM1_CH3           31         31         43         PA10         I/O         PA10         USART1_CTS/USBDM           /CAN_TX/TIM1_CH4         I/O         SW12         I/O         I/O	21	21	29	PB10	I/O	PB10	I2C2_SCL/USART3_TX	TIM2_CH3
24         24         32         VDD_1         P         VDD_1           25         25         33         PB12         I/O         PB12         SPI2_NSS/I2C2_SMBAI /USART3_CK/TMI_BKIN           26         26         34         PB13         I/O         PB13         SPI2_SCK/USART3_CTS /TIMI_CH1N           27         27         35         PB14         I/O         PB15         SPI2_MISO/USART3_RTS /TIMI_CH2N           28         28         36         PB15         I/O         PB15         SPI2_MOSI/TIMI_CH3N           -         -         37         PC6         I/O         PC7         TIM3_CH1           -         -         37         PC8         I/O         PC8         TIM3_CH2           -         -         39         PC8         I/O         PC9         TIM3_CH4           29         29         41         PA8         I/O         PA8         USART1_CX/TIM1_CH1/MCO           31         31         43         PA10         I/O         PA10         USART1_RX/TIM1_CH2           31         31         43         PA12         I/O/A         PA11         USART1_RX/TIM1_CH2           32         32         44         PA11	22	22	30	PB11	I/O	PB11	I2C2_SDA/USART3_RX	TIM2_CH4
25         25         33         PB12         I/O         PB12         SPI2_NSX/2C2_SMBA1 /USART3_CK/TIM1_BKIN           26         26         34         PB13         I/O         PB13         SPI2_SCK/USART3_CTS /TIM1_CH1N           27         27         35         PB14         I/O         PB15         SPI2_MISO/USART3_RTS /TIM1_CH2N           28         28         36         PB15         I/O         PB15         SPI2_MOSI/TIM1_CH3N           -         -         37         PC6         I/O         PC6         TIM3_CH1           -         -         38         PC7         I/O         PC7         TIM3_CH3           -         -         39         PC8         I/O         PC8         TIM3_CH3           -         -         40         PC9         I/O         PC9         TIM3_CH3           30         42         PA9         I/O         PA9         USART1_CX/TIM1_CH4         I/M3_CH3           31         31         43         PA10         I/O         PA11         USART1_CX/TIM1_CH3           32         32         44         PA11         U/O/A         PA12         USART1_RX/TIM1_CH3           33         33         45 <td>23</td> <td>23</td> <td>31</td> <td><math>V_{SS\_1}</math></td> <td>Р</td> <td><math>V_{SS_1}</math></td> <td></td> <td></td>	23	23	31	$V_{SS\_1}$	Р	$V_{SS_1}$		
25         25         33         PB12         1/0         PB12         /USART3_CK/TM1_BKIN           26         26         34         PB13         1/0         PB13         SP12_SCK/USART3_CTS /TIM1_CH1N         SP12_SCK/USART3_RTS /TIM1_CH1N           27         27         35         PB14         1/0         PB14         SP12_MOSI/TIM1_CH3N           28         28         36         PB15         1/0         PB15         SP12_MOSI/TIM1_CH3N           -         -         37         PC6         1/0         PC6         TIM3_CH2           -         -         38         PC7         1/0         PC7         TIM3_CH2           -         -         39         PC8         1/0         PC8         USART1_CK/TIM1_CH1/MC0           29         29         41         PA8         1/0         PA9         USART1_CK/TIM1_CH2           31         31         43         PA10         1/0         PA10         USART1_RX/TIM1_CH3           32         32         44         PA11         1/0/A         PA12         USART1_RTS/USBDP /CAN_TX/TIM1_CH4         PA14           33         33         45         PA12         1/0/A         PA12         USART1_CTS/USBDP /CAN_TX	24	24	32	$V_{DD_1}$	Р	$V_{DD_1}$		
26         26         34         PB13         I/O         PB13        TIM1_CH1N           27         27         35         PB14         I/O         PB14         SPI2_MISO/USART3_RTS /TIM1_CH2N           28         28         36         PB15         I/O         PB15         SPI2_MOSI/TIM1_CH3N           -         -         37         PC6         I/O         PC6         TIM3_CH1           -         -         38         PC7         I/O         PC7         TIM3_CH3           -         -         39         PC8         I/O         PC8         TIM3_CK1           -         -         40         PC9         I/O         PC8         USART1_CK/TIM1_CH1/MCO           30         30         42         PA9         I/O         PA8         USART1_TX/TIM1_CH2           31         31         43         PA10         I/O         PA10         USART1_TX/TIM1_CH4           32         32         44         PA11         I/O/A         PA11         USART1_CTS/USBDP /CAN_TX/TIM1_CH4         PA13           33         33         45         PA12         I/O/A         PA12         USART1_TX/TIM1_CH4           34         46 <td< td=""><td>25</td><td>25</td><td>33</td><td>PB12</td><td>I/O</td><td>PB12</td><td></td><td></td></td<>	25	25	33	PB12	I/O	PB12		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	26	26	34	PB13	I/O	PB13		
-         37         PC6         I/O         PC6         TIM3_CH1           -         38         PC7         I/O         PC7         TIM3_CH2           -         39         PC8         I/O         PC8         TIM3_CH3           -         40         PC9         I/O         PC9         TIM3_CH4           29         29         41         PA8         I/O         PA8         USART1_CK/TIM1_CH1/MCO           30         30         42         PA9         I/O         PA9         USART1_TX/TIM1_CH2           31         31         43         PA10         I/O         PA10         USART1_CTS/USBDM /CAN_RX/TIM1_CH4           32         32         44         PA11         I/O/A         PA11         USART1_RTS/USBDP /CAN_RX/TIM1_CH4           33         33         45         PA12         I/O/A         PA12         USART1_RTS/USBDP /CAN_TX/TIM1_ETR           34         46         PA13         I/O         SWDIO         PA13           35         47         Vss_2         P         Vss_2         P           36         64         8         V_DD_2         P         Vss_2           36         36         48	27	27	35	PB14	I/O	PB14		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	28	28	36	PB15	I/O	PB15	SPI2_MOSI/TIM1_CH3N	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-	-	37	PC6	I/O	PC6		TIM3_CH1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-	-	38	PC7	I/O	PC7		TIM3_CH2
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	-	-	39	PC8	I/O	PC8		TIM3_CH3
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-	-	40	PC9	I/O	PC9		TIM3_CH4
31         31         43         PA10         I/O         PA10         USARTI_RX/TIMI_CH3           32         32         44         PA11         I/O/A         PA11         USARTI_CTS/USBDM /CAN_RX/TIM1_CH4           33         33         45         PA12         I/O/A         PA12         USARTI_RTS/USBDP /CAN_RX/TIM1_CH4           34         34         46         PA13         I/O         SWDIO         PA13           35         35         47         Vss_2         P         Vss_2         P           36         36         48         V_DD_2         P         Vsb_2         P           37         37         49         PA14         I/O         SWCLK         PA14           38         38         50         PA15         I/O         PA15         TIM2_CH1/TIM2_ETR /SPI1_NSS           -         -         51         PC10         I/O         PC10         USART3_TX           -         -         53         PC12         I/O         PC12         USART3_CK           -         -         54         PD2         I/O         PD2         TIM3_ETR           39         39         55         PB3         I/O	29	29	41	PA8	I/O	PA8	USART1_CK/TIM1_CH1/MCO	
32       32       44       PA11       I/O/A       PA11       USART1_CTS/USBDM /CAN_RX/TIM1_CH4         33       33       45       PA12       I/O/A       PA12       USART1_RTS/USBDP /CAN_RX/TIM1_ETR         34       34       46       PA13       I/O       SWDIO       PA13         35       35       47       Vss_2       P       Vss_2       P         36       36       48       VDD_2       P       VDD_2       P         37       37       49       PA14       I/O       SWCLK       PA14         38       38       50       PA15       I/O       PA15       TIM2_CH1/TIM2_ETR /SPI1_NSS         -       -       51       PC10       I/O       PC10       USART3_TX         -       -       52       PC11       I/O       PC12       USART3_CK         -       -       53       PC12       I/O       PD2       TIM3_ETR         39       39       55       PB3       I/O       PB4       TIM3_CH1         /SP11_MISO       TIM3_CH1       /SP11_MISO       TIM3_CH2       /SP11_MOSI         41       41       57       PB5       I/O       PB6	30	30	42	PA9	I/O	PA9	USART1_TX/TIM1_CH2	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	31	31	43	PA10	I/O	PA10	USART1_RX/TIM1_CH3	
33       33       45       PA12       I/O/A       PA12 $/CAN_TX/TIM1_ETR$ 34       34       46       PA13       I/O       SWDIO       PA13         35       35       47       Vss_2       P       Vss_2       P         36       36       48       V_DD_2       P       V_DD_2       P         37       37       49       PA14       I/O       SWCLK       PA14         38       38       50       PA15       I/O       PA15       TIM2_CH1/TIM2_ETR /SPI1_NSS         -       -       51       PC10       I/O       PA15       USART3_TX         -       -       52       PC11       I/O       PC10       USART3_TX         -       -       53       PC12       I/O       PC12       USART3_CK         -       -       54       PD2       I/O       PB3       TRACESWO       /TIM2_CH2/SPI1_SCK         39       39       55       PB4       I/O       PB4       I/O       PB4       TIM3_CH2       /SPI1_MISO         41       41       57       PB5       I/O       PB5       I2C1_SMBAI       TIM3_CH1       /SPI1_MOSI	32	32	44	PA11	I/O/A	PA11	—	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	33	33	45	PA12	I/O/A	PA12		
36         36         48 $V_{DD_2}$ P $V_{DD_2}$ P $V_{DD_2}$ 37         37         49         PA14         I/O         SWCLK         PA14           38         38         50         PA15         I/O         PA15         TIM2_CH1/TIM2_ETR /SPI1_NSS           -         -         51         PC10         I/O         PC10         USART3_TX           -         -         52         PC11         I/O         PC12         USART3_TX           -         -         53         PC12         I/O         PC12         USART3_CK           -         -         54         PD2         I/O         PD2         TIM3_ETR         TRACESWO           39         39         55         PB3         I/O         PB4         TIM3_ETR         TIM3_CH2/SPI1_SCK           40         40         56         PB4         I/O         PB4         TIM3_CH1/SPI1_MOSI           41         41         57         PB5         I/O         PB5         I2C1_SMBAI         TIM3_CH2 /SPI1_MOSI           42         42         58         PB6         I/O/A         PB6         I2C1_SCL/TIM4_CH1/USBHDM         USART1_TX </td <td>34</td> <td>34</td> <td>46</td> <td>PA13</td> <td>I/O</td> <td>SWDIO</td> <td></td> <td>PA13</td>	34	34	46	PA13	I/O	SWDIO		PA13
36         36         48 $V_{DD_2}$ P $V_{DD_2}$ PA14         I/O         SWCLK         PA14           38         38         50         PA15         I/O         PA15         TIM2_CH1/TIM2_ETR /SPI1_NSS           -         -         51         PC10         I/O         PC10         USART3_TX           -         -         52         PC11         I/O         PC10         USART3_RX           -         -         53         PC12         I/O         PC12         USART3_CK           -         -         54         PD2         I/O         PD2         TIM3_ETR           39         39         55         PB3         I/O         PB4         TIM3_CH1           40         40         56         PB4         I/O         PB5         I2C1_SMBAI         TIM3_CH2           41         41         57         PB5         I/O         PB6         I2C1_SCL/TIM4_CH1/USBHDM         USART1_TX	35	35	47	V <sub>SS 2</sub>	Р	V <sub>SS 2</sub>		
37         37         49         PA14         I/O         SWCLK         PA14           38         38         50         PA15         I/O         PA15         TIM2_CHI/TIM2_ETR /SPI1_NSS           -         -         51         PC10         I/O         PC10         USART3_TX           -         -         52         PC11         I/O         PC12         USART3_RX           -         -         53         PC12         I/O         PC12         USART3_RX           -         -         54         PD2         I/O         PD2         TIM3_ETR           39         39         55         PB3         I/O         PB3         TRACESWO /TIM2_CH2/SPI1_SCK           40         40         56         PB4         I/O         PB4         TIM3_ETR         TIM3_CH1 /SPI1_MISO           41         41         57         PB5         I/O         PB5         I2C1_SMBAI         TIM3_CH2 /SPI1_MOSI           42         42         58         PB6         I/O/A         PB6         I2C1_SCL/TIM4_CH1/USBHDM         USART1_TX	36	36	48		Р			
383850PA15I/OPA15PA15//SPI1_NSS51PC10I/OPC10USART3_TX52PC11I/OPC11USART3_RX53PC12I/OPC12USART3_CK54PD2I/OPD2TIM3_ETR54PD2I/OPB3TRACESWO393955PB3I/OPB3TIM3_ETR404056PB4I/OPB4TIM3_CH1/SP11_MISO1/OPB4I2C1_SMBAITIM3_CH2414157PB5I/OPB6I2C1_SCL/TIM4_CH1/USBHDMUSART1_TX	37	37	49	PA14	I/O	SWCLK		PA14
51PC10I/OPC10USART3_TX52PC11I/OPC11USART3_RX53PC12I/OPC12USART3_CK54PD2I/OPD2TIM3_ETR393955PB3I/OPB3TRACESWO /TIM2_CH2/SPI1_SCK404056PB4I/OPB4TIM3_CH1 /SPI1_MISO414157PB5I/OPB6I2C1_SCL/TIM4_CH1/USBHDMUSART1_TX	38	38	50	PA15	I/O	PA15		TIM2_CH1/TIM2_ETR /SPI1_NSS
52PC11I/OPC11USART3_RX53PC12I/OPC12USART3_CK54PD2I/OPD2TIM3_ETR393955PB3I/OPB3TRACESWO /TIM2_CH2/SPI1_SCK404056PB4I/OPB4TIM3_CH1 /SPI1_MISO414157PB5I/OPB5I2C1_SMBAITIM3_CH2 /SPI1_MOSI424258PB6I/O/APB6I2C1_SCL/TIM4_CH1/USBHDMUSART1_TX	-	-	51	PC10	I/O	PC10		
53PC12I/OPC12USART3_CK54PD2I/OPD2TIM3_ETRTRACESWO393955PB3I/OPB3TRACESWO/TIM2_CH2/SPI1_SCK404056PB4I/OPB4TIM3_CH1414157PB5I/OPB5I2C1_SMBAITIM3_CH2424258PB6I/O/APB6I2C1_SCL/TIM4_CH1/USBHDMUSART1_TX	-	-	52	PC11	I/O	PC11		
54PD2I/OPD2TIM3_ETR	-	-	53	PC12	I/O	PC12		
39       39       55       PB3       I/O       PB3       /TIM2_CH2/SPI1_SCK         40       40       56       PB4       I/O       PB4       TIM3_CH1         41       41       57       PB5       I/O       PB5       I2C1_SMBAI       TIM3_CH2         42       42       58       PB6       I/O/A       PB6       I2C1_SCL/TIM4_CH1/USBHDM       USART1_TX	-	-	54	PD2	I/O	PD2	TIM3_ETR	
40       40       56       PB4       I/O       PB4       TIM3_CH1         41       41       57       PB5       I/O       PB5       I2C1_SMBAI       TIM3_CH2         42       42       58       PB6       I/O/A       PB6       I2C1_SCL/TIM4_CH1/USBHDM       USART1_TX	39	39	55	PB3	I/O	PB3		
41       41       57       PB5       I/O       PB5       I2C1_SMBAI       TIM3_CH2         42       42       58       PB6       I/O/A       PB6       I2C1_SCL/TIM4_CH1/USBHDM       USART1_TX	40	40	56	PB4	I/O	PB4		TIM3_CH1
42 42 58 PB6 I/O/A PB6 I2C1_SCL/TIM4_CH1/USBHDM USART1_TX	41	41	57	PB5	I/O	PB5	I2C1_SMBAI	TIM3_CH2
	42	42	58	PB6	I/O/A	PB6	I2C1 SCL/TIM4 CH1/USBHDM	—
	43	43	59	PB7	I/O/A	PB7	I2C1 SDA/TIM4 CH2/USBHDP	USART1 RX

http://wch.cn

44	44	60	BOOT0	Ι	BOOT0		
45	45	61	PB8	I/O/A	PB8	TIM4_CH3	I2C1_SCL/CAN_RX
46	46	62	PB9	I/O/A	PB9	TIM4_CH4	I2C1_SDA/CAN_TX
47	47	63	$V_{SS_3}$	Р	$V_{SS_3}$		
48	48	64	V <sub>DD_3</sub>	Р	V <sub>DD_3</sub>		

## Table 2-2 CH32F103x6x6 pin definitions

Pin	No.					
LQFP48	LQFP64M	Pin Name	Pin Type	Main function (after reset)	Default alternate function	Remapping function
1	1	V <sub>BAT</sub>	Р	V <sub>BAT</sub>		
2	2	PC13- TAMPER-RTC	I/O	PC13	TAMPER-RTC	
3	3	PC14- OSC32_IN	I/O/A	PC14	OSC32_IN	
4	4	PC15- OSC32_OUT	I/O/A	PC15	OSC32_OUT	
5	5	OSC8M_IN	I/A	OSC8M_IN		PD0
6	6	OSC8M_OUT	O/A	OSC8M_OUT		PD1
7	7	NRST	I/O	NRST		
-	8	PC0	I/O/A	PC0	ADC_IN10	
-	9	PC1	I/O/A	PC1	ADC_IN11	
-	10	PC2	I/O/A	PC2	ADC_IN12	
-	11	PC3	I/O/A	PC3	ADC_IN13	
8	12	$V_{SSA}$	Р	V <sub>SSA</sub>		
9	13	V <sub>DDA</sub>	Р	V <sub>DDA</sub>		
10	14	PA0-WKUP	I/O/A	PA0	WKUP/USART2_CTS /ADC_IN0 /TIM2_CH1/TIM2_ETR	
11	15	PA1	I/O/A	PA1	USART2_RTS/ADC_IN1 /TIM2_CH2	
12	16	PA2	I/O/A	PA2	USART2_TX/ADC_IN2 /TIM2_CH3	
13	17	PA3	I/O/A	PA3	USART2_RX/ADC_IN3 /TIM2_CH4	
-	18	$V_{SS\_4}$	Р	V <sub>SS_4</sub>		
-	19	$V_{DD_4}$	Р	V <sub>DD_4</sub>		
14	20	PA4	I/O/A	PA4	SPI1_NSS/USART2_CK /ADC_IN4/DAC_OUT1	
15	21	PA5	I/O/A	PA5	SPI1_SCK/ADC_IN5 /DAC_OUT2	

15

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		-					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	16	22	PA6	I/O/A	PA6		TIM1_BKIN
-       24       PC4       I/O/A       PC4       ADC_INI4         -       25       PC5       I/O/A       PC5       ADC_IN8/TIM3_CH3       TIM1_CH2N         18       26       PB0       I/O/A       PB0       ADC_IN8/TIM3_CH3       TIM1_CH2N         19       27       PB1       I/O/A       PB1       ADC_IN8/TIM3_CH4       TIM1_CH2N         20       28       PB2       I/O       PB10       ADC_IN8/TIM3_CH4       TIM1_CH3N         21       29       PB10       I/O       PB10       TIM2_CH3         22       30       PB11       I/O       PB11       TIM2_CH3         24       32       VDD_1       P       Vyss_1       P         25       33       PB12       I/O       PB13       TIM1_EKIN       P         26       34       PB13       I/O       PB14       TIM1_CH2N       P       P         28       36       PB15       I/O       PB15       TIM1_CH3N       P       N         -       37       PC6       I/O       PC7       TIM3_CH2       P       N         29       41       PA8       I/O       PC8       TIM3_CH4 <td< td=""><td>17</td><td>23</td><td>PA7</td><td>I/O/A</td><td>PA7</td><td>SPI1_MOSI/ADC_IN7</td><td>TIM1_CH1N</td></td<>	17	23	PA7	I/O/A	PA7	SPI1_MOSI/ADC_IN7	TIM1_CH1N
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	-	24	PC4	I/O/A	PC4		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-	25	PC5	I/O/A	PC5	—	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	18	26	PB0	I/O/A	PB0		TIM1 CH2N
20         28         PB2         I/O         PB2BOOTI           21         29         PB10         I/O         PB10         TIM2_CH3           22         30         PB11         I/O         PB11         TIM2_CH4           23         31 $V_{SS,1}$ P $V_{SS,1}$ P           24         32 $V_{DD,1}$ P $V_{DD,1}$ P           25         33         PB12         I/O         PB13         TIM1_BKIN           26         34         PB13         I/O         PB14         TIM1_CH1N           27         35         PB14         I/O         PB15         TIM1_CH3N           28         36         PB15         I/O         PC6         TIM3_CH1           -         37         PC6         I/O         PC7         TIM3_CH2           -         38         PC7         I/O         PC7         TIM3_CH3           -         40         PC9         I/O         PC8         TIM3_CH4           29         41         PA8         I/O         PA8         USART1_CK/TM1_CH1           31         43         PA10         I/O         PA10 </td <td>19</td> <td>27</td> <td>PB1</td> <td>I/O/A</td> <td>PB1</td> <td></td> <td>TIM1 CH3N</td>	19	27	PB1	I/O/A	PB1		TIM1 CH3N
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	20	28	PB2	I/O	PB2/BOOT1		_
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	21	29	PB10	I/O	PB10		TIM2 CH3
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	22	30	PB11	I/O	PB11		_
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	23	31	V <sub>SS 1</sub>	Р	V <sub>SS 1</sub>		_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	24	32		Р			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	25	33		I/O		TIM1 BKIN	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	26	34	PB13	I/O	-		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	28	36		I/O			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-	37		I/O			TIM3 CH1
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	-						
-       40       PC9       I/O       PC9       TIM3_CH4         29       41       PA8       I/O       PA8       USART1_CK/TIM1_CH1 /MCO         30       42       PA9       I/O       PA9       USART1_CK/TIM1_CH2         31       43       PA10       I/O       PA9       USART1_TX/TIM1_CH2         31       43       PA10       I/O       PA10       USART1_CTS/USBDM /CAN_RX/TIM1_CH3         32       44       PA11       I/O/A       PA11       USART1_CTS/USBDM /CAN_RX/TIM1_CH4         33       45       PA12       I/O/A       PA12       USART1_RTS/USBDP /CAN_TX/TIM1_ETR         34       46       PA13       I/O       SWDIO       PA13         35       47       Vss_2       P       Vss_2         36       48       Vdd_2       P       Vdd_2         37       49       PA14       I/O       SWCLK       PA14         38       50       PA15       I/O       PA15       TIM2_CH1/TIM2_/SP11_NSS         -       51       PC10       I/O       PC10	-						_
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-						_
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	29	41	PA8	I/O	PA8		
31         43         PA10         I/O         PA10         USART1_RX/TIM1_CH3           32         44         PA11         I/O/A         PA11         USART1_CTS/USBDM /CAN_RX/TIM1_CH4           33         45         PA12         I/O/A         PA12         USART1_RTS/USBDP /CAN_TX/TIM1_ETR           34         46         PA13         I/O         SWDIO         PA13           35         47         V <sub>SS.2</sub> P         V <sub>SS.2</sub> P           36         48         V <sub>DD.2</sub> P         V <sub>DD.2</sub> P           37         49         PA14         I/O         SWCLK         PA14           38         50         PA15         I/O         PA15         TIM2_CH1/TIM2_/SP11_NSS           -         51         PC10         I/O         PC10         I/O         PC11           -         53         PC12         I/O         PC12         I/O         PC12           -         54         PD2         I/O         PD2         TIM3_ETR         I/O	30	42	PA9	I/O	PA9		
32       44       PA11       I/O/A       PA11       USART1_CTS/USBDM /CAN_RX/TIM1_CH4         33       45       PA12       I/O/A       PA12       USART1_RTS/USBDP /CAN_TX/TIM1_ETR         34       46       PA13       I/O       SWDIO       PA13         35       47       Vss_2       P       Vss_2       P         36       48       Vpd_2       P       Vpd_2       PA14         38       50       PA15       I/O       PA15       TIM2_CH1/TIM2_/SP11_NSS         -       51       PC10       I/O       PC10							
33       45       PA12       I/O/A       PA12       USART1_RTS/USBDP /CAN_TX/TIM1_ETR         34       46       PA13       I/O       SWDIO       PA13         35       47       Vss_2       P       Vss_2       P         36       48       Vpd_2       P       Vpd_2       P         37       49       PA14       I/O       SWCLK       PA14         38       50       PA15       I/O       PA15       TIM2_CH1/TIM2_/SP11_NSS         -       51       PC10       I/O       PC10       PC10         -       53       PC12       I/O       PC12       PC12         -       54       PD2       I/O       PD2       TIM3_ETR						USART1_CTS/USBDM	
34       46       PA13       I/O       SWDIO       PA13         35       47       V <sub>SS_2</sub> P       V <sub>SS_2</sub> P       V <sub>SS_2</sub> 36       48       V <sub>DD_2</sub> P       V <sub>DD_2</sub> P       V <sub>DD_2</sub> 37       49       PA14       I/O       SWCLK       PA14         38       50       PA15       I/O       PA15       TIM2_CH1/TIM2_/SPI1_NSS         -       51       PC10       I/O       PC10       PC10         -       52       PC11       I/O       PC12       PC10         -       53       PC12       I/O       PD2       TIM3_ETR	33	45	PA12	I/O/A	PA12	USART1_RTS/USBDP	
35       47       V <sub>SS_2</sub> P       V <sub>SS_2</sub> 36       48       V <sub>DD_2</sub> P       V <sub>DD_2</sub> 37       49       PA14       I/O       SWCLK       PA14         38       50       PA15       I/O       PA15       TIM2_CH1/TIM2_/SPI1_NSS         -       51       PC10       I/O       PC10	34	46	PA13	I/O	SWDIO		PA13
36         48         V <sub>DD_2</sub> P         V <sub>DD_2</sub> 37         49         PA14         I/O         SWCLK         PA14           38         50         PA15         I/O         PA15         TIM2_CH1/TIM2_/SPI1_NSS           -         51         PC10         I/O         PC10	35	47	V <sub>SS 2</sub>	Р	V <sub>SS 2</sub>		
37       49       PA14       I/O       SWCLK       PA14         38       50       PA15       I/O       PA15       TIM2_CH1/TIM2_//SPI1_NSS         -       51       PC10       I/O       PC10	36	48		Р			
38       50       PA15       I/O       PA15      /SPI1_NSS         -       51       PC10       I/O       PC10      /SPI1_NSS         -       52       PC11       I/O       PC11          -       53       PC12       I/O       PC12	37	49	_	I/O			PA14
-         51         PC10         I/O         PC10           -         52         PC11         I/O         PC11           -         53         PC12         I/O         PC12           -         54         PD2         I/O         PD2         TIM3_ETR	38	50	PA15	I/O	PA15		TIM2_CH1/TIM2_ETR /SPI1_NSS
-         52         PC11         I/O         PC11           -         53         PC12         I/O         PC12           -         54         PD2         I/O         PD2         TIM3_ETR	-	51	PC10	I/O	PC10		,0111_100
-         53         PC12         I/O         PC12           -         54         PD2         I/O         PD2         TIM3_ETR	<u> </u>						
- 54 PD2 I/O PD2 TIM3_ETR	<u> </u>						
						TIM3 ETR	
39   55   PB3   I/O   PB3   TRACESWO/TIM2     /SPI1   SCK							TRACESWO/TIM2_CH2 /SPI1_SCK
	40	56	PB4	I/O	PB4		TIM3 CH1/SPI1 MISO
						I2C1 SMBAI	TIM3 CH2/SPI1 MOSI

42	58	PB6	I/O/A	PB6	I2C1_SCL/USBHDM	USART1_TX
43	59	PB7	I/O/A	PB7	I2C1_SDA/USBHDP	USART1_RX
44	60	BOOT0	Ι	BOOT0		
45	61	PB8	I/O/A	PB8		I2C1_SCL/CAN_RX
46	62	PB9	I/O/A	PB9		I2C1_SDA/CAN_TX
47	63	$V_{SS_3}$	Р	V <sub>SS_3</sub>		
48	64	$V_{DD_3}$	Р	$V_{DD_3}$		

Note: Pin Type:

*I* = *TTL/CMOS Schmitt input;* 

O = CMOS three-state output;

*A* = *Analog signal input or output;* 

P = Power.

## 3.1 Test conditions

Unless otherwise specified and indicated, all voltages are referenced to V<sub>SS</sub>.

All minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and clock frequency. Typical values are based on the normal temperature and  $V_{DD} = 3.3V$ , and they are given only as design guidelines.

Data based on characterization results, design simulation or technology characteristics are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests.

Normal temperature: 25°C Power supply scheme:



Figure 3-1 Power supply scheme

## 3.2 Absolute maximum ratings

Operating in critical ratings or exceeding the absolute maximum ratings may cause the chip to work abnormally or even be damaged.

Symbol	Description	Min.	Max.	Unit
$T_A{}^1$	Operating ambient temperature	-40	85	°C
Ts	Storage ambient temperature	-40	105	°C
$V_{DD}$ - $V_{SS}^1$	External main supply voltage (including $V_{\text{DDA}}$ and $V_{\text{DD}}$ )	-0.3	5.5	V
$V_{IN}{}^1$	Input voltage on pins	V <sub>SS</sub> -0.3	5.5	V
$ \triangle V_{DDx} ^1$	Variations between different power pins		50	mV
$ V_{SSx}\text{-}V_{SS} ^1$	Variations between different ground pins		50	mV

Table 3-1	Absolute	maximum	ratings
10010 5 1	110001010	mannann	raungo

$V_{\text{ESD(HBM)}}^{1}$	ESD voltage (human body model, non-contact type)	4000		V
$I_{VDD}^2$	Total current into V <sub>DD</sub> /V <sub>DDA</sub> power lines (source)		50	
${\rm I_{Vss}}^2$	Total current out of V <sub>SS</sub> ground lines (sink)		50	
т 1	Output current sunk by any I/O and control pin		25	mA
$I_{IO}^{1}$	Output current on any I/O and control pin		-25	

Notes: 1. Parameters are guaranteed by design.

2. The maximum current value can be reached in normal operation.

## **3.3 Electrical characteristics**

### **3.3.1 Operating conditions**

Table 3-2 General operating conditions

Symbol	Parameter	Condition	Min.	Max.	Unit
F <sub>HCLK</sub>	Internal AHB clock frequency			72	MHz
F <sub>PCLK1</sub>	Internal APB1 clock frequency			36	MHz
F <sub>PCLK2</sub>	Internal APB2 clock frequency			72	MHz
V <sub>DD</sub>	Standard operating voltage		2.7	5.5	V
V	Analog operating voltage (ADC is not used)	Must be the same potential	2.7	5.5	V
V <sub>DDA</sub>	Analog operating voltage (ADC is used)	as V <sub>DD</sub> .	3.0	5.5	v
$V_{BAT}^2$	Backup operating voltage	Cannot be more than $V_{DD}$	1.8	5.5	V
$T_A{}^1$	Ambient temperature		-40	85	°C

Notes: 1. Parameters are guaranteed by design.

2. The connecting line from the battery to  $V_{BAT}$  shall be as short as possible.

#### Table 3-3 Operating conditions at power-on / power-down

Symbol	Parameter	Condition	Min.	Max.	Unit
4	V <sub>DD</sub> rise time rate		0	$\infty$	us/V
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate		50	8	us/V

*Note: The connecting line from the battery to*  $N_{BAT}$  *shall be as short as possible.* 

### 3.3.2 Embedded reset and power control block characteristics

Table 3-4 Reset and voltage monitor

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
	PLS[2:0] = 000 (rising edge)		2.65		V	
	V <sub>PVD</sub> <sup>2</sup> Programmable voltage detector level selection	PLS[2:0] = 000 (falling edge)		2.5		V
		PLS[2:0] = 001 (rising edge)		2.87		V
$V_{PVD}^2$		PLS[2:0] = 001 (falling edge)		2.7		V
		PLS[2:0] = 010 (rising edge)		3.07		V
		PLS[2:0] = 010 (falling edge)		2.89		V
		PLS[2:0] = 011 (rising edge)		3.27		V

r						
		PLS[2:0] = 011 (falling edge)		3.08		V
		PLS[2:0] = 100 (rising edge)		3.46		V
		PLS[2:0] = 100 (falling edge)		3.27		V
		PLS[2:0] = 101 (rising edge)		3.76		V
		PLS[2:0] = 101 (falling edge)		3.55		V
		PLS[2:0] = 110 (rising edge)		4.07		V
		PLS[2:0] = 110 (falling edge)		3.84		V
		PLS[2:0] = 111 (rising edge)		4.43		V
		PLS[2:0] = 111 (falling edge)		4.18		V
V <sub>PVDhyst</sub> <sup>1</sup>	PVD hysteresis			0.2		V
<b>V</b> 1	Power-on/power-down	Rising edge		2.5		V
V <sub>POR/PDR</sub> <sup>1</sup>	reset threshold	Falling edge		2.42		V
V <sub>PDRhyst</sub> <sup>1</sup>	PDR hysteresis		40		110	mV
t <sub>RSTTEMPO</sub> <sup>1</sup>	Reset temporization		16		44	mS

Notes: 1. Parameters are guaranteed by design.

2. Parameters are tested and based on the normal temperature.

### 3.3.3 Internal reference voltage

Table 3-5 Internal reference voltage

Symbol	Parameter	Condition	Min.	Max.	Unit
V <sub>REFINT</sub>	Internal reference voltage	$T_A = -40^{\circ}C \sim 85^{\circ}C$	1.12	1.28	V
$T_{S\_vrefint}$	Sample time of ADC when reading out internal reference voltage		0.107	17.1	us

#### 3.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, product software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed code, etc.

The current consumption is measured as shown in the figure below:



Figure 3-2 Current consumption measurement scheme

The MCU is placed under the following conditions:

Based on normal temperature,  $V_{DD} = 3.3V$ , and all IO ports are configured as pull-up inputs, all peripheral

clocks (excluding GPIO peripherals) are enabled or disabled, and peripheral functions are not initialized.

		Condition		Ту	/p.	
Symbol	Parameter			All peripherals	All peripherals	Unit
				enabled	disabled	
			$F_{HCLK} = 72 MHz$	16.24	12.75	
			$F_{HCLK} = 48 MHz$	11.57	9.26	
			$F_{HCLK} = 36 MHz$	9.63	7.98	
		External clock	$F_{HCLK} = 24 MHz$	7.58	5.94	
	Supply current		$F_{HCLK} = 16 MHz$	5.53	4.64	
			$F_{HCLK} = 8MHz$	3.50	2.97	
			$F_{HCLK} = 4MHz$	2.64	2.40	
т			$F_{HCLK} = 500 KHz$	2.04	2.01	mA
I <sub>DD</sub>	in Run mode	Run in	$F_{HCLK} = 64 MHz$	14.17	11.08	
		high-speed	$F_{HCLK} = 48 MHz$	11.16	8.72	
		internal RC	$F_{HCLK} = 36 MHz$	8.77	6.98	
		oscillator	$F_{HCLK} = 24 MHz$	6.45	5.26	
		(HSI), and use	$F_{HCLK} = 16 MHz$	4.93	4.13	
	AHB	AHB prescaler	$F_{HCLK} = 8MHz$	2.95	2.57	
		to reduce	$F_{HCLK} = 4MHz$	2.19	2.00	
		frequency	$F_{HCLK} = 500 KHz$	1.52	1.50	

Table 3-6 Typical current consumption in Run mode, code with data processing running from internal flash memory

Note: The parameters above are actually measured.

Table 3-7 Typical current consumption in Sleep mode, code with data processing running from int	ernal flash
memory or SRAM	

				Тур.			
Symbol	Parameter	Condition		All peripherals	All peripherals	Unit	
				enabled	disabled		
			$F_{HCLK} = 72 MHz$			9	.96
			$F_{HCLK} = 48 MHz$	7.32	4.55		
			$F_{HCLK} = 36 MHz$	6.34	4.29		
	Supply current	Sleep mode External clock	$F_{HCLK} = 24 MHz$	5.16	3.49		
	in Sleep mode		$F_{HCLK} = 16 MHz$	4.14	3.16		
	(In this case,		$F_{HCLK} = 8MHz$	2.68	2.21		
I <sub>DD</sub>	peripheral		$F_{HCLK} = 4MHz$	2.34	2.04		
	power supply		$F_{HCLK} = 500 KHz$	1.93	1.89		
	and clock are	Run in	$F_{HCLK} = 64 MHz$	8.80	4.95		
r	maintained)	high-speed	$F_{HCLK} = 48 MHz$	7.06	4.16		
		internal RC	$F_{HCLK} = 36 MHz$	5.73	3.56		
		oscillator	$F_{HCLK} = 24 MHz$	4.42	2.96		
		(HSI), and use	$F_{HCLK} = 16 MHz$	3.60	2.63		

AHB prescaler	$F_{HCLK} = 8MHz$	2.30	1.82	
to reduce	$F_{HCLK} = 4MHz$	1.90	1.66	
frequency	$F_{HCLK} = 500 KHz$	1.54	1.52	

Note: The parameters above are actually measured.

Table 3-8 Typical curr	ent consumption ir	1 Stop and Stand	iby modes
ruole 5 6 Typical call	ent consumption n	i Stop und Stund	iog modes

Symbol	Parameter	Condition	Тур.	Unit
Idd		The voltage regulator is in Run mode, and the low-speed and high-speed internal RC oscillators and external oscillators are off (no independent watchdog)	455	
	Supply current in Stop mode	The voltage regulator is in low power mode, and the low-speed and high-speed internal RC oscillators and external oscillators are off (no independent watchdog)	2.3	
	Supply current in Standby mode	Low-speed internal RC oscillator and independent watchdog are on	3.3	uA
		The low-speed internal RC oscillator is on, and the independent watchdog is off.	3.1	ur i
		The low-speed internal RC oscillator and the independent watchdog are off. The low-speed external oscillator and RTC are off.	2.3	
I <sub>DD_VBAT</sub>	Backup domain supply current $(V_{DD} \text{ and } V_{DDA} \text{ are removed},$ and only $V_{BAT}$ is used to supply power)	rrent $_{DD}$ and $V_{DDA}$ are removed, d only $V_{BAT}$ is used to Low-speed external oscillator and RTC are on		

Note: The parameters above are actually measured.

## 3.3.5 External clock source characteristics

Table 3-9 From external high-speed clock

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$F_{HSE\_ext}$	External clock frequency			8	25	MHz
$V_{\mathrm{HSEH}}{}^1$	OSC_IN input pin high level voltage		$0.8 \mathrm{V_{DD}}$		V <sub>DD</sub>	V
$V_{HSEL}{}^1$	OSC_IN input pin low level voltage		0		$0.2 V_{DD}$	V
C <sub>in(HSE)</sub>	OSC_IN input capacitance			5		pF
DuCy(HSE)	Duty cycle			50		%

Note: 1. Failure to meet this condition may cause level recognition errors.



Figure 3-3 High-speed external clock scheme

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$F_{LSE\_ext}$	External user clock source frequency			32.768	1000	KHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		$0.8 V_{DD}$		V <sub>DD</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage		0		$0.2V_{DD}$	V
C <sub>in(LSE)</sub>	OSC32_IN input capacitance			5		pF
DuCy(LSE)	Duty cycle			50		%



Figure 3-4 Low-speed external clock source scheme

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Fosc_in	Oscillator frequency		4	8	16	MHz
$I_2^1$	HSE driving current	$V_{DD} = 3.3V, 20p \text{ load}$		0.2		mA
$g_m^{-1}$	Oscillator transconductance	Startup		4.6		mA/V
$t_{\rm SU(HSE)}$	Startup time	V DD is stabilized		1		ms

Note: 1. Parameters are guaranteed by design.

Reference scheme and requirements:

The capacitance of the selected load crystal is generally 20pF ( $C_{L1}=C_{L2}$ , recommended 5~25pF). Please refer to the datasheet of the selected crystal.



Figure 3-5 Typical application with an external 8 MHz crystal

Table 3-12 Low-speed external clock generated from a crystal/ceramic resonator (f<sub>(LSE)</sub>=32.768KHz)

-	1 0	,	((	,	,	
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$i_2^1$	LSE driving current	$V_{DD} = 3.3 V$		0.5		uA

$g_m^{l}$	Oscillator transconductance	Startup	13.5	uA/V
t <sub>SU(LSE)</sub>	Startup time	V DD is stabilized	200	mS

Note: 1. Parameters are guaranteed by design.

Reference scheme and requirements:

The capacitance of the selected load crystal generally shall not exceed 15pF ( $C_{L1} = C_{L2}$ , recommended 5~15pF). Please refer to the datasheet of the selected crystal.



Figure 3-6 Typical application with an external 32.768 KHz crystal

Note: The load capacitance  $C_L$  is calculated by the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ , whereof  $C_{stray}$  is the capacitance of the pin and the related capacitance of PCB board or PCB. Its typical value is between 2pF and 7pF.

#### 3.3.6 Internal clock source characteristics

Table 3-13 High-speed internal (HSI) RC oscillator characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F <sub>HSI</sub>	Frequency			8		MHz
DuCy <sub>HSI</sub>	Duty cycle		45	50	55	%
	Accuracy of HSI oscillator	$T_A = 0^{\circ}C \sim 70^{\circ}C$	-1.8		1.8	%
ACC <sub>HSI</sub>		$T_A = -40^{\circ}C \sim 85^{\circ}C$	-3		2.5	%
t <sub>SU(HSI)</sub>	HSI oscillator startup time				2.6	us
I	HSI oscillator power			200		
IDD(HSI)	consumption					uA

Table 3-14 Low-speed internal (LSI) RC oscillator characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F <sub>LSI</sub>	Frequency		25	36	60	KHz
DuCy <sub>LSI</sub>	Duty cycle		45	50	55	%
t <sub>SU(LSI)</sub>	LSI oscillator startup time				82	us
Idd(LSI) <sup>1</sup>	LSI oscillator power consumption			0.6		uA

Note: 1. Parameters are guaranteed by design.

### **3.3.7 PLL characteristics**

Table 3-15 PLL characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F <sub>PLL_IN</sub>	PLL input clock		4	8	16	MHz
	PLL input clock duty cycle <sup>1</sup>		40		60	%

F <sub>PLL_OUT</sub>	PLL multiplier output clock		72	MHz
t <sub>LOCK</sub> <sup>1</sup>	PLL lock time		1000	$1/F_{PLL_{IN}}$

*Note: 1. Parameters are guaranteed by design.* 

### 3.3.8 Time to wake up from low-power mode

Table 3-16 Time to wake up from low-power mode

Symbol	Parameter	Condition	Тур.	Unit
twusleep	Wake up from Sleep mode	The clock source is the HSI RC oscillator	6.84	us
	Wake up from Stop mode (voltage regulator is in Run mode)The clock source is the HSI RC oscillator		261	us
t <sub>wustop</sub>	Wake up from the stop mode (voltage regulator is in low-power mode)	Time to wake regulator up from low-power mode + HSI RC clock wake-up + flash startup	261	us
t <sub>WUSTDBY</sub>	Wake up from Standby mode	Time to wake regulator up from low-power mode + HSI RC clock wake-up + flash start	440	us

## 3.3.9 Memory characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t <sub>ERASE_128</sub>	Page (128 bytes) programming time	$T_{\rm A} = -40^{\circ}{\rm C} \sim 85^{\circ}{\rm C}$	2.5	2.75	3	ms
t <sub>ERASE</sub>	Page (128 bytes) erase time	$T_{A} = -40^{\circ}C \sim 85^{\circ}C$	2.5	2.75	3	ms
t <sub>prog</sub>	16-bit programming time	$T_A = -40^{\circ}C \sim 85^{\circ}C$	2.5	2.75	3	ms
t <sub>ERASE</sub>	Page (1 Kbytes) erase time	$T_{A} = -40^{\circ}C \sim 85^{\circ}C$	20	22	24	ms
t <sub>ME</sub>	Mass erase time	$T_A = -40^{\circ}C \sim 85^{\circ}C$	2.5	2.75	3	ms
V <sub>prog</sub>	Programming voltage		2.7		5.5	V

Table 3-18 Flash memory endurance and data retention

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
N <sub>END</sub>	Endurance	$T_A = 25^{\circ}C$	10K	80K <sup>1</sup>		cycles
t <sub>RET</sub>	Data retention		10			years

Note: The value of endurance is actually measured, not guaranteed.

## 3.3.10 I/O port characteristics

Table 3-19 General-purpose I/O static characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input low level voltage	TTL ports	-0.3		0.8	V
V <sub>IH</sub>	Standard I/O pin, input high	TTL ports 2.7V <v<sub>DD&lt;4.2V</v<sub>	2		$V_{DD}\!\!+\!\!0.3$	V

	level voltage	TTL ports 4.2V≤V <sub>DD</sub> <5.5V	$0.55 V_{\text{DD}}$		$V_{DD}$ +0.3	V
$\mathrm{V}_{\mathrm{IL}}$	Input low level voltage	CMOS norts	-0.3		0.8	V
$\mathrm{V}_{\mathrm{IH}}$	Input high level voltage	CMOS ports	$0.65 V_{\text{DD}}$		$V_{DD}$ +0.3	V
$V_{hys}$	Schmitt trigger voltage hysteresis for standard I/O pin			330		mV
I <sub>lkg</sub>	Input leakage current				±1	uA
$R_{PU}$	Weak pull-up equivalent resistance		30	42	55	KΩ
R <sub>PD</sub>	Weak pull-down equivalent resistance		30	42	55	KΩ
C <sub>IO</sub>	I/O pin capacitance			5		pF

Note: The parameters are guaranteed by design.

#### Output driving current characteristics

The GPIOs (general-purpose input/outputs) can sink or source up to  $\pm 8$ mA, and sink or source up to  $\pm 20$ mA (with a relaxed V<sub>OL</sub>/V<sub>OH</sub>). In the user applications, the sum of the currents sourced by all the IO pins cannot exceed the absolute maximum ratings provided in Section 3.2:

Table 3-20 Output voltage characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
Vol	Output low level, single-pin sunk	TTL ports, $I_{IO} = +8mA$		0.4	V
V <sub>OH</sub>	Output high level, single pin sourced	$2.7V < V_{DD} < 5.5V$	V <sub>DD</sub> -0.4		V
V <sub>OL</sub>	Output low level, single-pin sunk	CMOS ports, $I_{IO} = +8mA$		0.4	V
V <sub>OH</sub>	Output high level, single pin sourced	$2.7V < V_{DD} < 5.5V$	2.3		V
V <sub>OL</sub>	Output low level, single-pin sunk	$I_{IO} = +20 \text{mA}$		1.3	V
V <sub>OH</sub>	Output high level, single pin sourced	$2.7V < V_{DD} < 5.5V$	V <sub>DD</sub> -1.3		V

Note: In the above conditions, if several IO pins are driven at the same time, the sum of the currents cannot exceed the absolute maximum ratings given in Section 3.2. In addition, when several IO pins are driven at the same time, the currents on the power/ground lines are large, which will result in the voltage drop to make the internal IO voltage not reach the supply voltage listed in the table, causing the drive current to be less than the nominal value.

Table 3-21	Input/output	AC characteristics
------------	--------------	--------------------

MODEx[1:0] configuration	Symbol	Parameter	Condition	Min.	Max.	Unit
	F <sub>max(IO)out</sub>	Maximum frequency	CL=50pF,VDD=2.7-5.5V		2	MHz
10 (2MHz)	t <sub>f(IO)out</sub>	Output high to low level fall time	CL=50pF,VDD=2.7-5.5V		125	ns
(2MHZ)	t <sub>r(IO)out</sub>	Output low to high level rise time	CL-30pr, VDD-2.7-3.3 V		125	ns
01	F <sub>max(IO)out</sub>	Maximum frequency	CL=50pF,VDD=2.7-5.5V		10	MHz
01 (10MHz)	t <sub>f(IO)out</sub>	Output high to low level fall time	CL=50pF,VDD=2.7-5.5V		25	ns

	t <sub>r(IO)out</sub>	Output low to high level rise time			25	ns
	Б	Marianna fua manar	CL=30pF,VDD=2.7-5.5V		50	MHz
	F <sub>max(IO)out</sub>	Maximum frequency	CL=50pF,VDD=2.7-5.5V		30	MHz
11	+	Output high to low level fall	CL=30pF,VDD=2.7-5.5V		20	ns
(50MHz)	t <sub>f(IO)out</sub>	time	CL=50pF,VDD=2.7-5.5V		5	ns
	4	Output high to low level fall	CL=30pF,VDD=2.7-5.5V		8	ns
	t <sub>r(IO)out</sub>	time	CL=50pF,VDD=2.7-5.5V		12	ns
		Pulse width of external				
	t <sub>EXTIpw</sub>	signals detected by the EXTI		10		ns
		controller				

Note: Parameters are guaranteed by design.

### **3.3.11 NRST pin characteristics**

Table 3-22 External reset pin characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$V_{IL(NRST)}^{1}$	NRST input low voltage		-0.3		0.8	V
VIH(NRST) <sup>1</sup>	NRST input high voltage		$0.65 V_{DD}$		$V_{DD}$ +0.5	V
V	Voltage hysteresis of NRST Schmitt			330		mV
V <sub>hys(NRST)</sub>	trigger					III V
$R_{PU}^2$	Weak pull-up equivalent resistance		30	42	55	KΩ

Notes: 1. Parameters are guaranteed by design.

2. The pull-up resistor is a real resistor connected in series with a switchable PMOS. The resistance of this PMOS/NMOS switch is very small (occupies approximately 10%).

Reference scheme and requirements:



Figure 3-7 Typical application of external reset pin

## **3.3.11 TIM timer characteristics**

Table 3-23	TIMx	characteristics
------------	------	-----------------

Symbol	Parameter	Condition	Min.	Max.	Unit
t <sub>res(TIM)</sub>	Timer resolution time		1		t <sub>TIMxCLK</sub>
	Timer resolution time	$f_{TIMxCLK} = 72MHz$	13.9		ns
F	Timer external clock frequency on		0	$f_{\text{TIMxCLK}}/2$	MHz
F <sub>EXT</sub>	CH1 to CH4	$f_{TIMxCLK} = 72MHz$	0	36	MHz
R <sub>esTIM</sub>	Timer resolution			16	位
t <sub>COUNTER</sub>	16-bit counter clock period when		1	65536	t <sub>TIMxCLK</sub>

	internal clock is selected	$f_{TIMxCLK} = 72MHz$	0.0139	910	us
+	Maximum possible count			65535	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>		$f_{TIMxCLK} = 72MHz$		59.6	S

Note: Parameters are guaranteed by design.

## 3.3.12 I2C interface characteristics

Table 3-24 I2C interface characteristics

Symbol	Parameter	Standa	Standard I2C		Fast I2C	
Symbol		Min.	Max.	Min.	Max.	Unit
$t_{w(SCLL)}$	SCL clock low time	4.7		1.2		us
$t_{w(SCLH)}$	SCL clock high time	4.0		0.6		us
t <sub>SU(SDA)</sub>	SDA data setup time	250		100		ns
$t_{h(SDA)}$	SDA data hold time	0		0	900	ns
$t_{r(SDA)}/t_{r(SCL)}$	SDA and SCL rise time		1000	20		ns
$t_{F(SDA)}/t_{F(SCL)}$	SDA and SCL fall time		300			ns
t <sub>h(STA)</sub>	Start condition hold time	4.0		0.6		us
t <sub>SU(STA)</sub>	Repeated Start condition setup time	4.7		0.6		us
t <sub>SU(STO)</sub>	Stop condition setup time	4.0		0.6		us
	Time from Stop condition to Start	47		1.2		110
t <sub>w(STO:STA)</sub>	condition (bus free)	4.7		1.2		us
C <sub>b</sub>	Capacitive load for each bus line		400		400	pF

Note: Parameters are guaranteed by design.

## **3.3.12 SPI interface characteristics**

Table 3-25 SPI interface characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
£	CDI ale als fue group are	Master mode		36	MHz
$f_{SCK}$	SPI clock frequency	Slave mode		36	MHz
$t_{r(SCK)}/t_{f(SCK)}$	SPI clock rise and fall time	Capacitive load: C=30pF		20	ns
t <sub>SU(NSS)</sub>	NSS setup time	Slave mode	$2t_{PCLK}$		ns
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	$2t_{PCLK}$		ns
+ /+	SCV high and law time	Master mode, $f_{PCLK} = 36MHz$ ,	40	60	
$t_{w(SCKH)}/t_{w(SCKL)}$	SCK high and low time	prescaler factor $= 4$	40	60	ns
4	Data input setup time	Master mode	5		ns
t <sub>SU(MI)</sub>		Slave mode	5		ns
4	Data input hold time	Master mode	5		ns
$t_{h(MI)}$		Slave mode	4		ns
t <sub>a(SO)</sub>	Data output access time	Slave mode, $f_{PCLK} = 20 MHz$	0	1t <sub>PCLK</sub>	ns
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	0	10	ns
t <sub>V(SO)</sub>	Data output valid time	Slave mode (after enable edge)		25	ns
t <sub>V(MO)</sub>	Data output valid time	Master mode (after enable edge)		5	ns
t <sub>h(SO)</sub>		Slave mode (after enable edge)	15		ns
t <sub>h(MO)</sub>	Data output hold time	Master mode (after enable edge)	0		ns

### 3.3.13 USB interface characteristics

Table 3-26 USB module characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
V <sub>DD</sub>	USD amounting valtage	Disable USB5VSEL control bit	3.0	3.6	V
	USB operating voltage	Enable USB5VSEL control bit 4.0		5.5	v
$V_{SE}{}^1$	Single ended receiver	$V_{DD} = 3.3 V$	1.3	1.9	V
	threshold	$V_{DD} = 5V$	1.0	1.7	v
V <sub>OL</sub>	Static output low level			0.3	V
V <sub>OH</sub>	Static output high level		2.8	3.6	V

Note: 1. Parameters are guaranteed by design.

## 3.3.14 12-bit ADC characteristics

Table 3-27 ADC characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
V <sub>DDA</sub>	Supply voltage		3.0		5.5	V	
$f_{ADC}$	ADC clock frequency				14	MHz	
$\mathbf{f}_{\mathbf{S}}$	Sampling rate				1	MHz	
f	External trigger frequency	$f_{ADC} = 14 MHz$			875	KHz	
$f_{TRIG}$	External trigger frequency				16	$1/f_{ADC}$	
V <sub>AIN</sub>	Conversion voltage range		0		V <sub>DDA</sub>	V	
R <sub>AIN</sub>	External input impedance				58	KΩ	
R <sub>ADC</sub>	Sampling switch resistance			0.6	0.75	KΩ	
C <sub>ADC</sub>	Internal sample and hold			30		тE	
CADC	capacitor					pF	
t_	Injection trigger conversion	$f_{ADC} = 14 MHz$			0.143	us	
$t_{Iat}$	latency				2	$1/f_{ADC}$	
+	Regular trigger conversion	$f_{ADC} = 14 MHz$			0.143	us	
$t_{Iatr}$	latency				2	$1/f_{ADC}$	
+	Someling time	$f_{ADC} = 14 MHz$	0.107		17.1	us	
ts	Sampling time		1.5		239.5	$1/f_{ADC}$	
t <sub>STAB</sub>	Power-on time				1	us	
t	Total conversion time (including	$f_{ADC} = 14 MHz$	1		18	us	
t <sub>CONV</sub>	sampling time)		14		252	$1/f_{ADC}$	

Note: Parameters are guaranteed by design.

Formula: RAIN max

$$R_{AIN} < \frac{Ts}{f_{ADC} \times C_{ADC} \times \ln 2^{N+2}} - R_{ADC}$$

The above formula is used to determine the maximum external impedance for an error below 1/4 of LSB. N=12 (from 12-bit resolution).

T <sub>s</sub> (period)	t <sub>s</sub> (us)	$R_{AIN} \max (K\Omega)$
1.5	0.11	0 (not recommended)
7.5	0.54	1.1
13.5	0.96	2.6
28.5	2.04	6.2
41.5	2.96	9.4
55.5	3.96	12.9
71.5	5.11	16.8
239.5	17.1	58

Table 3-28  $R_{AIN}$  max when  $f_{ADC} = 14 \text{ MHz}$ 

Note: Parameters are guaranteed by design.

 $C_p$  represents the parasitic capacitance (about 5pF) between the PCB and the bonding pad, which may be related to the quality of the bonding pad and PCB layout. A larger  $C_p$  value will reduce the conversion accuracy, and the solution is to reduce the  $f_{ADC}$  value.



Figure 3-8 Typical connection diagram using the ADC



Figure 3-9 Analog power supply and reference decoupling

#### 3.3.15 Temperature sensor characteristics

 Table 3-29 Temperature sensor characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Avg_Slope	Average slope		3.3	4.3	5.3	mV/°C
V <sub>25</sub>	Voltage at 25°C		1.11	1.34	1.57	V
$T_{S\_temp}$	ADC sampling time when reading the temperature	$f_{ADC} = 14 MHz$			17.1	us

Note: Parameters are guaranteed by design.

Package	Body size	Lead pitch		Description	Part No.	
LQFP48	7*7mm	0.5mm	19.7mil	Standard LQFP 48-pin patch	CH32F103C6T6	
LQFP48	7*7mm	0.5mm	19.7mil	Standard LQFP 48-pin patch	CH32F103C8T6	
QFN48X7	7*7mm	0.5mm	19.7mil	Quad no-lead 48-pin patch	CH32F103C8U6	
LQFP64M	10*10mm	0.5mm	19.7mil	LQFP64M (10*10) patch	CH32F103R8T6	

## Packages

Note: All dimensions are in millimeters. The pin center spacing values are nominal values, with no error. The error of other dimensions is not more than  $\pm 0.4$ mm or 15%.



Figure 4-1 LQFP48 outline



Figure 4-2 QFN48X7 (QFN48-7\*7) outline

**Chapter 4 Package information** 



32

Figure 4-3 LQFP64M (LQFP64-10\*10) outline